Icarus Verilog / Bugs / #1039 pform.cc:1255: void pform_endmodule(const char*, bool, Module::UCDriveType): Assertion `strcmp(name, mod

#1039 pform.cc:1255: void pform_endmodule(const char*, bool, Module::UCDriveType): Assertion `strcmp(name, mod_name) == 0' failed.

Milestone: devel

Status: closed-fixed

Owner: nobody

Labels: None

Priority: 5

Updated: 2019-10-01

Created: 2019-09-30

Creator: Eric Rippey

Private: No

The attached testcases crashes the compiler.

Linux x86_64
g++ (Ubuntu 7.4.0-9ubuntu1~18.04.york0) 7.4.0
iverilog 10.1

Output is:
3.v:2: syntax error
3.v:2: error: invalid module item.
3.v:3: error: Module definition a cannot nest into module m.
3.v:3: syntax error
3.v:5: error: invalid module item.
ivl: pform.cc:1255: void pform_endmodule(const char*, bool, Module::UCDriveType): Assertion `strcmp(name, mod_name) == 0' failed.
Aborted

1 Attachments

3.v

Discussion

Eric Rippey - 2019-09-30

This also fails on the latest version from git.

If you would like to refer to this comment somewhere else in this project, copy and paste the following link:

Stephen Williams - 2019-10-01

Fixed in git master and v10-branch

If you would like to refer to this comment somewhere else in this project, copy and paste the following link:

Stephen Williams - 2019-10-01

status: open --> closed-fixed
If you would like to refer to this comment somewhere else in this project, copy and paste the following link:

pform.cc:1255: void pform_endmodule(const char*, bool, Module::UCDriveType):...

Group

Searches

Help

#1039 pform.cc:1255: void pform_endmodule(const char*, bool, Module::UCDriveType): Assertion `strcmp(name, mod_name) == 0' failed.

Discussion