[go: up one dir, main page]

Scholz et al., 2012 - Google Patents

System-level ESD protection design using on-wafer characterization and transient simulations

Scholz et al., 2012

View PDF
Document ID
435990413620780757
Author
Scholz M
Chen S
Thijs S
Linten D
Hellings G
Vandersteen G
Sawada M
Groeseneken G
Publication year
Publication venue
IEEE Transactions on Device and Materials Reliability

External Links

Snippet

A methodology for the design of circuits robust to system-level electrostatic discharge (ESD) stress is presented and verified with two case studies. The combination of on-wafer characterization and transient simulations enables the ESD designer to study the behavior …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • H01L27/0266—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using field effect transistors as protective elements
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/60—Protection against electrostatic charges or discharges, e.g. Faraday shields
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/02—Testing of electric apparatus, lines or components, for short-circuits, discontinuities, leakage of current, or incorrect line connection
    • G01R31/024—Arrangements for indicating continuity or short-circuits in electric apparatus or lines, leakage or ground faults
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02—General constructional details

Similar Documents

Publication Publication Date Title
Amerasekera et al. ESD in silicon integrated circuits
Gossner et al. Simulation methods for ESD protection development
Ker et al. Investigation and design of on-chip power-rail ESD clamp circuits without suffering latchup-like failure during system-level ESD test
Scholz et al. System-level ESD protection design using on-wafer characterization and transient simulations
Di et al. Pad-based CDM ESD protection methods are faulty
Caignet et al. Behavioral ESD protection modeling to perform system level ESD efficient design
Scholz et al. Mixed-mode simulations for power-on ESD analysis
Wang et al. Modeling study of power-on and power-off system-level electrostatic discharge protection
Di Sarro et al. Influence of package trace properties on CDM stress
Tazzoli et al. Engineering of dual-direction SCR cells for component and system level ESD, surge, and longer EOS events
Gossner et al. System efficient ESD design
Wang et al. A study of transient voltage peaking in diode-based ESD protection structures in 28nm CMOS
Zhou et al. System level ESD simulation in SPICE: a holistic approach
Durier et al. ICIM-CPI: Integrated circuits immunity model: Conducted pulse immunity: Description, extraction and example
Scholz et al. On-wafer Human Metal Model measurements for system-level ESD analysis
Stadler et al. Test circuits for fast and reliable assessment of CDM robustness of I/O stages
Brodbeck et al. Triggering of transient latch-up by system-level ESD
Song et al. A contribution to the evaluation of HMM for IO design
Ting et al. Integration of TLP analysis for ESD troubleshooting
Scholz et al. Miscorrelation between IEC61000-4-2 type of HMM tester and 50 Ω HMM tester
Whitfield et al. ESD MM Failures resulting from transient reverse currents
Russ et al. Enablement, Evaluation and Extension of a CDM ESD Verification Tool for IC Level
Di et al. Does CDM ESD protection really work?
Brodbeck et al. Triggering of transient latch-up (TLU) by system level ESD
Lu et al. Design of a novel static-triggered power-rail ESD clamp circuit in a 65-nm CMOS process