[go: up one dir, main page]

Liu et al., 2012 - Google Patents

The circuit realization of a neuromorphic computing system with memristor-based synapse design

Liu et al., 2012

View PDF
Document ID
4360764840520668569
Author
Liu B
Chen Y
Wysocki B
Huang T
Publication year
Publication venue
International Conference on Neural Information Processing

External Links

Snippet

Conventional CMOS technology is slowly approaching its physical limitations and researchers are increasingly utilizing nanotechnology to both extend CMOS capabilities and to explore potential replacements. Novel memristive systems continue to attract growing …
Continue reading at apps.dtic.mil (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/04—Architectures, e.g. interconnection topology
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N99/00—Subject matter not provided for in other groups of this subclass
    • G06N99/005—Learning machines, i.e. computer in which a programme is changed according to experience gained by the machine itself during a complete run
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06K—RECOGNITION OF DATA; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K9/00—Methods or arrangements for reading or recognising printed or written characters or for recognising patterns, e.g. fingerprints
    • G06K9/62—Methods or arrangements for recognition using electronic means
    • G06K9/6267—Classification techniques
    • G06K9/6268—Classification techniques relating to the classification paradigm, e.g. parametric or non-parametric approaches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06K—RECOGNITION OF DATA; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K9/00—Methods or arrangements for reading or recognising printed or written characters or for recognising patterns, e.g. fingerprints
    • G06K9/62—Methods or arrangements for recognition using electronic means
    • G06K9/6217—Design or setup of recognition systems and techniques; Extraction of features in feature space; Clustering techniques; Blind source separation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06K—RECOGNITION OF DATA; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K9/00—Methods or arrangements for reading or recognising printed or written characters or for recognising patterns, e.g. fingerprints
    • G06K9/36—Image preprocessing, i.e. processing the image information without deciding about the identity of the image
    • G06K9/46—Extraction of features or characteristics of the image

Similar Documents

Publication Publication Date Title
Yu Neuro-inspired computing with emerging nonvolatile memorys
US12141686B2 (en) Spin orbit torque based electronic neuron
Daniels et al. Energy-efficient stochastic computing with superparamagnetic tunnel junctions
Ebong et al. CMOS and memristor-based neural network design for position detection
Liu et al. The circuit realization of a neuromorphic computing system with memristor-based synapse design
CN110352436B (en) Resistance processing unit with hysteresis update for neural network training
Chen et al. Technology-design co-optimization of resistive cross-point array for accelerating learning algorithms on chip
Hu et al. Memristor crossbar based hardware realization of BSB recall function
Kadetotad et al. Parallel architecture with resistive crosspoint array for dictionary learning acceleration
Liu et al. Reconfigurable neuromorphic computing system with memristor-based synapse design
Soltiz et al. Memristor-based neural logic blocks for nonlinearly separable functions
Wang et al. Memristor-based synapse design and training scheme for neuromorphic computing architecture
JP2021507349A (en) A method for storing weights in a crosspoint device of a resistance processing unit array, its crosspoint device, a crosspoint array for performing a neural network, its system, and a method for performing a neural network. Method
Farkhani et al. A low-power high-speed spintronics-based neuromorphic computing system using real-time tracking method
Panda et al. Cross-layer approximations for neuromorphic computing: From devices to circuits and systems
Manem et al. Stochastic gradient descent inspired training technique for a CMOS/nano memristive trainable threshold gate array
Boahen et al. A heteroassociative memory using current-mode MOS analog VLSI circuits
Hassan et al. Voltage-driven building block for hardware belief networks
Molin et al. Low-power, low-mismatch, highly-dense array of VLSI Mihalas-Niebur neurons
CN111194467A (en) Differential memristive circuit
Ananthakrishnan et al. All-passive hardware implementation of multilayer perceptron classifiers
Tosson et al. A study of the effect of RRAM reliability soft errors on the performance of RRAM-based neuromorphic systems
Pagliarini et al. A probabilistic synapse with strained MTJs for spiking neural networks
Gi et al. A ReRAM-based convolutional neural network accelerator using the analog layer normalization technique
CN115376581B (en) Memristor-based in-memory computing array structure