[go: up one dir, main page]

Jahinuzzaman et al., 2009 - Google Patents

Soft error robust impulse and TSPC flip-flops in 90nm CMOS

Jahinuzzaman et al., 2009

Document ID
4386913489471159766
Author
Jahinuzzaman S
Rennie D
Sachdev M
Publication year
Publication venue
2009 2nd Microsystems and Nanoelectronics Research Conference

External Links

Snippet

We propose an impulse flip-flop and a true single-phase clock (TSPC) flip-flop that are soft error robust. Each flip-flop consists of a unique transfer unit and a soft error robust 8- transistor Quatro latch. The transfer unit of the impulse flip-flop uses the clock signal and its …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G11C11/4125—Cells incorporating circuit means for protection against loss of information
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H03K3/0375—Bistable circuits provided with means for increasing reliability; for protection; for ensuring a predetermined initial state when the supply voltage has been applied; for storing the actual state when the supply voltage fails
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/0033—Radiation hardening
    • H03K19/00338—In field effect transistor circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00392—Modifications for increasing the reliability for protection by circuit redundancy
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/007—Fail-safe circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components

Similar Documents

Publication Publication Date Title
Kumar et al. A highly reliable and energy-efficient triple-node-upset-tolerant latch design
Guo et al. Design and evaluation of low-complexity radiation hardened CMOS latch for double-node upset tolerance
Yan et al. Two double-node-upset-hardened flip-flop designs for high-performance applications
Rennie et al. Novel soft error robust flip-flops in 65nm cmos
EP1760888A2 (en) Redundancy circuits hardened against single event upsets
Schrape et al. Design and evaluation of radiation-hardened standard cell flip-flops
Yan et al. HITTSFL: design of a cost-effective HIS-Insensitive TNU-Tolerant and SET-Filterable latch for safety-critical applications
Rajaei et al. Single event upset immune latch circuit design using C-element
Wang et al. An area efficient SEU-tolerant latch design
US8384419B2 (en) Soft-error resistant latch
Jahinuzzaman et al. TSPC-DICE: A single phase clock high performance SEU hardened flip-flop
Guo et al. High-performance CMOS latch designs for recovering all single and double node upsets
CN111211769A (en) A latch and data flip-flop resistant to single event flip
Kang et al. Low-complexity double-node-upset resilient latch design using novel stacked cross-coupled elements
Jaya et al. A dual redundancy radiation-hardened Flip-Flop based on C-element in 65nm process
Hao et al. Soft-error-immune quadruple-node-upset tolerant latch based on polarity design and source-isolation technologies
Islam A highly reliable SEU hardened latch and high performance SEU hardened flip-flop
Kumar et al. High performance energy efficient radiation hardened latch for low voltage applications
Atias et al. Single event upset mitigation in low power SRAM design
Huang et al. Low-cost quadruple-node-upset self-recoverable latch based on cross-interlocking
Li et al. Design and analysis of metastable-hardened and soft-error tolerant high-performance, low-power flip-flops
Bai et al. Reconfigurable Radiation-Hardened SRAM Cell Design for Different Radiation Environments
Jahinuzzaman et al. Soft error robust impulse and TSPC flip-flops in 90nm CMOS
Islam High-speed energy-efficient soft error tolerant flip-flops
Niaraki Asli et al. High efficiency time redundant hardened latch for reliable circuit design