Suresh et al., 2012 - Google Patents
On lithography aware metal-fill insertionSuresh et al., 2012
- Document ID
- 4644076639771583074
- Author
- Suresh V
- Kundu S
- et al.
- Publication year
- Publication venue
- Thirteenth international symposium on quality electronic design (ISQED)
External Links
Snippet
Manufacturability and lithographic printability are growing concerns with advancing technology nodes. The two most important parameters which influence the printability of a design are lithographic process corner and pattern density of the design. Dummy metal-fills …
- 238000001459 lithography 0 title abstract description 47
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Exposure apparatus for microlithography
- G03F7/70483—Information management, control, testing, and wafer monitoring, e.g. pattern monitoring
- G03F7/70491—Information management and control, including software
- G03F7/705—Modelling and simulation from physical phenomena up to complete wafer process or whole workflow in wafer fabrication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/12—Design for manufacturability
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Exposure apparatus for microlithography
- G03F7/70483—Information management, control, testing, and wafer monitoring, e.g. pattern monitoring
- G03F7/70616—Wafer pattern monitoring, i.e. measuring printed patterns or the aerial image at the wafer plane
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
- G03F1/14—Originals characterised by structural details, e.g. supports, cover layers, pellicle rings
- G03F1/144—Auxiliary patterns; Corrected patterns, e.g. proximity correction, grey level masks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
- G03F1/36—Masks having proximity correction features; Preparation thereof, e.g. optical proximity correction [OPC] design processes
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/26—Processing photosensitive materials; Apparatus therefor
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9122839B2 (en) | Layout modification method and system | |
| US10503863B2 (en) | Integrated circuit and method of manufacturing same | |
| Garg et al. | Litho-driven layouts for reducing performance variability | |
| US7721237B2 (en) | Method, system, and computer program product for timing closure in electronic designs | |
| US8468482B1 (en) | Modeling and simulating the impact of imperfectly patterned via arrays on integrated circuits | |
| US20080162103A1 (en) | Method, system, and computer program product for concurrent model aided electronic design automation | |
| US11205032B2 (en) | Integrated circuit design method, system and computer program product | |
| TWI474204B (en) | Method and system for performing lithography verification for a double-patterning process | |
| US8024675B1 (en) | Method and system for wafer topography-aware integrated circuit design analysis and optimization | |
| US12314644B2 (en) | Integrated circuit design method, system and computer program product | |
| US12093625B2 (en) | Integrated circuit design method, system and computer program product | |
| Pan et al. | Design for manufacturing meets advanced process control: A survey | |
| Suresh et al. | On lithography aware metal-fill insertion | |
| Kahng et al. | Defocus-aware leakage estimation and control | |
| Gupta et al. | Timing yield-aware color reassignment and detailed placement perturbation for bimodal CD distribution in double patterning lithography | |
| Vijayakumar et al. | Lithography aware critical area estimation and yield analysis | |
| Chu et al. | Design impacts of back-end-of-line line edge roughness | |
| Chan et al. | Electrical modeling of lithographic imperfections | |
| US8736072B2 (en) | Semiconductor device and method for making same | |
| Wu et al. | AF printability check with a full-chip 3D resist profile model | |
| You et al. | Impacts of optical proximity correction settings on electrical performances | |
| Kahng | Lithography and design in partnership: a new roadmap | |
| CN119720894A (en) | Method and system for checking the quality of standard cell compartments | |
| Jhaveri et al. | Layout pattern minimization for next-generation technologies | |
| O'Brien et al. | OPC on real-world circuitry |