[go: up one dir, main page]

Venkat et al., 1995 - Google Patents

Timing verification of dynamic circuits

Venkat et al., 1995

View PDF
Document ID
4711376610962535068
Author
Venkat K
Chen L
Lin I
Mistry P
Madhani P
Sato K
Publication year
Publication venue
Proceedings of the IEEE 1995 Custom Integrated Circuits Conference

External Links

Snippet

A complete set of algorithmic rules is presented for timing verification of domino-style precharge logic circuits. These rules include identification of dynamic nodes in a circuit, generation of timing constraints based on the operating environment of a dynamic gate, and …
Continue reading at cleanmetrics.com (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/504—Formal methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318594—Timing aspects
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
US8010921B2 (en) System and method for statistical timing analysis of digital circuits
US7086023B2 (en) System and method for probabilistic criticality prediction of digital circuits
US7647572B1 (en) Managing formal verification complexity of designs with multiple related counters
US7930674B2 (en) Modifying integrated circuit designs to achieve multiple operating frequency targets
US8266559B2 (en) Nonlinear driver model for multi-driver systems
Chandramouli et al. Modeling the effects of temporal proximity of input transitions on gate propagation delay and transition time
Neves et al. Design methodology for synthesizing clock distribution networks exploiting nonzero localized clock skew
US6185723B1 (en) Method for performing timing analysis of a clock-shaping circuit
US8316339B2 (en) Zone-based leakage power optimization
US20220327269A1 (en) Computing device and method for detecting clock domain crossing violation in design of memory device
Venkat et al. Timing verification of dynamic circuits
US20070130486A1 (en) Timing constraints methodology for enabling clock reconvergence pessimism removal in extracted timing models
Dharchoudhury et al. Transistor-level sizing and timing verification of domino circuits in the Power PC/sup TM/microprocessor
KR19980080808A (en) Manufacturing Method of Integrated Circuit Device and Logic Inspection Method for Integrated Circuit Device
Zachariah et al. On modeling cross-talk faults [VLSI circuits]
Pant et al. Static timing analysis considering power supply variations
US6601220B1 (en) Method for transistor-level calculation of the precharge time of domino logic circuits with unlocked evaluation paths
US7127385B2 (en) Delay time estimation method and recording medium storing estimation program
Lee et al. Critical path identification and delay tests of dynamic circuits
JP2001290861A (en) Method for analyzing timing
US7134105B2 (en) Multiple level transistor abstraction for dynamic circuits
Raja et al. A reduced constraint set linear program for low-power design of digital circuits
Sivaraman et al. Towards incorporating device parameter variations in timing analysis
Bard et al. Transistor-level tools for high-end processor custom circuit design at IBM
Novakovsky et al. High capacity and automatic functional extraction tool for industrial VLSI circuit designs