Adhikari et al., 2020 - Google Patents
A novel sample preparation approach for dopant profiling of 14 nm finfet devices with scanning capacitance microscopyAdhikari et al., 2020
- Document ID
- 4990466643004114736
- Author
- Adhikari N
- Kaszuba P
- Mathieu G
- McCullen E
- Hartswick T
- Myer J
- Publication year
- Publication venue
- International Symposium for Testing and Failure Analysis
External Links
Snippet
Three-dimensional device (FinFET) doping requirements are challenging due to fin sidewall doping, crystallinity control, junction profile control, and leakage control in the fin. In addition, physical failure analyses of FinFETs can frequently reach a “dead end” with a No Defect …
- 239000002019 doping agent 0 title abstract description 35
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/10—Measuring as part of the manufacturing process
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J2237/00—Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
- H01J2237/30—Electron or ion beam tubes for processing objects
- H01J2237/317—Processing objects on a micro-scale
- H01J2237/3174—Etching microareas
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Gribelyuk et al. | Mapping of electrostatic potential in deep submicron CMOS devices by electron holography | |
| US9279849B2 (en) | Atom probe tomography sample preparation for three-dimensional (3D) semiconductor devices | |
| US7649173B2 (en) | Method of preparing a sample for transmission electron microscopy | |
| McCartney et al. | Quantitative analysis of one-dimensional dopant profile by electron holography | |
| Kambham et al. | Atom-probe for FinFET dopant characterization | |
| Giddings et al. | Industrial application of atom probe tomography to semiconductor devices | |
| Subrahmanyan | Methods for the measurement of two‐dimensional doping profiles | |
| Yang et al. | Scanning spreading resistance microscopy for doping profile in saddle-fin devices | |
| US9170273B2 (en) | High frequency capacitance-voltage nanoprobing characterization | |
| Smith | Advanced technology for source drain resistance reduction in nanoscale FinFETs | |
| Adhikari et al. | A novel sample preparation approach for dopant profiling of 14 nm finfet devices with scanning capacitance microscopy | |
| Yu et al. | Two‐dimensional profiling of shallow junctions in Si metal‐oxide‐semiconductor structures using scanning tunneling spectroscopy and transmission electron microscopy | |
| US20160035633A1 (en) | Low energy collimated ion milling of semiconductor structures | |
| Inoue et al. | Three-dimensional dopant characterization of actual metal–oxide–semiconductor devices of 65 nm node by atom probe tomography | |
| Fukutome et al. | Two-dimensional characterization of carrier concentration in metal-oxide-semiconductor field-effect transistors with the use of scanning tunneling microscopy | |
| Doering et al. | Scanning Spreading Resistance Microscopy analysis of locally blocked implant sites | |
| Servanton et al. | Arsenic dopant mapping in state-of-the-art semiconductor devices using electron energy-loss spectroscopy | |
| Petkov et al. | Electron beam lithography and dimensional metrology for fin and nanowire devices on Ge, SiGe and GeOI substrates | |
| US7094616B2 (en) | High resolution cross-sectioning of polysilicon features with a dual beam tool | |
| Alvis et al. | Junction metrology by cross‐sectional atomic force microscopy | |
| Kambham et al. | Atom probe tomography for 3D-dopant analysis in FinFET devices | |
| Vandervorst | USJ metrology: from 0D to 3D analysis. | |
| Jarausch et al. | Site specific 2-D implant profiling using FIB assisted SCM | |
| Qin | Challenges and solutions of 2-D (3-D) device doping process and doping profiling metrology | |
| Eo et al. | Chemical junction delineation of a specific site in Si devices |