[go: up one dir, main page]

Islam et al., 2018 - Google Patents

HCDN: Hybrid-mode clock distribution networks

Islam et al., 2018

View PDF
Document ID
5213957076138246768
Author
Islam R
Guthaus M
Publication year
Publication venue
IEEE Transactions on Circuits and Systems I: Regular Papers

External Links

Snippet

We propose a new hybrid clock distribution scheme that uses global current-mode and local voltage-mode (VM) clocking to distribute a high-performance clock signal with reduced power consumption. In order to enable hybrid clocking, we propose two new current-to …
Continue reading at ieeexplore.ieee.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Islam et al. HCDN: Hybrid-mode clock distribution networks
Tam et al. Clock generation and distribution for the first IA-64 microprocessor
CN100414552C (en) Estimate jitter of circuit clock trees and synthesize jitter-aware and skew-aware clock trees
Dave et al. A variation tolerant current-mode signaling scheme for on-chip interconnects
Islam et al. Low-power clock distribution using a current-pulsed clocked flip-flop
Sitik et al. Design methodology for voltage-scaled clock distribution networks
Esmaeili et al. Low-swing differential conditional capturing flip-flop for LC resonant clock distribution networks
Höppner et al. An energy efficient multi-Gbit/s NoC transceiver architecture with combined AC/DC drivers and stoppable clocking in 65 nm and 28 nm CMOS
Islam et al. DCMCS: Highly robust low-power differential current-mode clocking and synthesis
Islam et al. CMCS: Current-mode clock synthesis
CN104038182B (en) System and Method For Automatic Two-phase Clocking
Chattopadhyay et al. Flexible and reconfigurable mismatch-tolerant serial clock distribution networks
Wei et al. A 10-Gb/s/ch, 0.6-pj/bit/mm power scalable rapid-on/off transceiver for on-chip energy proportional interconnects
US10097168B2 (en) Current-mode clock distribution
US9148155B1 (en) Clock distribution architecture for integrated circuit
Islam et al. Current-mode clock distribution
Islam et al. Differential current-mode clock distribution
Guthaus et al. Current-mode clock distribution
Musab et al. Study and implementation of multi-VDD power reduction technique
US9024683B1 (en) Method and apparatus for reducing power spikes caused by clock networks
Islam Current-Mode Clocking and Synthesis Considering Low-Power and Skew
Anita et al. Review of clock distribution networks
Tan et al. Pre-silicon Noise to Timing Test Methodology
Sherazi et al. Reduction of substrate noise in sub clock frequency range
Dendouga et al. Timing characterization and layout of a low power differential C 2 MOS flip flop in 0.35 μm technology