Eidson et al., 2015 - Google Patents
Timing in cyber-physical systems: The last inch problemEidson et al., 2015
- Document ID
- 5264179242580581147
- Author
- Eidson J
- Stanton K
- Publication year
- Publication venue
- 2015 IEEE International Symposium on Precision Clock Synchronization for Measurement, Control, and Communication (ISPCS)
External Links
Snippet
Distributed cyber-physical systems (CPS) are increasingly provided with an accurate and precise common sense of time using a variety of well established time distribution methods such as GNSS, IEEE 1588 and others. Less attention has been paid to the effective use of …
- 238000010276 construction 0 abstract description 20
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
- G06F17/30575—Replication, distribution or synchronisation of data between databases or within a distributed database; Distributed database system architectures therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0638—Clock or time synchronisation among nodes; Internode synchronisation
- H04J3/0658—Clock or time synchronisation among packet nodes
- H04J3/0661—Clock or time synchronisation among packet nodes using timestamps
- H04J3/0667—Bidirectional timestamps, e.g. NTP or PTP for compensation of clock drift and for compensation of propagation delays
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/14—Time supervision arrangements, e.g. real time clock
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0638—Clock or time synchronisation among nodes; Internode synchronisation
- H04J3/0641—Change of the master or reference, e.g. take-over or failure of the master
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Eidson et al. | Timing in cyber-physical systems: The last inch problem | |
| Broman et al. | Temporal issues in cyber-physical systems | |
| Serrano et al. | The white rabbit project | |
| Shrivastava et al. | Time in cyber-physical systems | |
| Zhao et al. | GPS-disciplined analog-to-digital converter for phasor measurement applications | |
| US20110222561A1 (en) | Systems and methods for providing time synchronization | |
| CN101498951A (en) | Method for processing time values in a computer or programmable machine | |
| Jiménez-López et al. | A fully programmable white-rabbit node for the SKA telescope PPS distribution system | |
| Lohstroh et al. | Logical time for reactive software | |
| Libri et al. | Evaluation of NTP/PTP fine-grain synchronization performance in HPC clusters | |
| US8832500B2 (en) | Multiple clock domain tracing | |
| Jones et al. | An evaluation of the state of time synchronization on leadership class supercomputers | |
| Chavan et al. | Implementation of fpga-based network synchronization using ieee 1588 precision time protocol (ptp) | |
| Gläser et al. | Temporal decoupling with error-bounded predictive quantum control | |
| Roth et al. | A SystemC modeling and simulation methodology for fast and accurate parallel MPSoC simulation | |
| Patoli et al. | FPGA-Based System Implementation of IEEE 1588 Precision Time Protocol: A Review | |
| Derler et al. | Using Ptides and synchronized clocks to design distributed systems with deterministic system wide timing | |
| CN116671193B (en) | A sampling method, sampling circuit and clock synchronization method of distributed network | |
| Ruh | Towards a robust mmio-based synchronized clock for virtualized edge computing devices | |
| CN110601785B (en) | Rapid high-precision synchronization method for satellite time service | |
| Su et al. | A general method to make multi-clock system deterministic | |
| Hannon et al. | Distributed Virtual Time-Based Synchronization for Simulation of Cyber-Physical Systems | |
| Girela-López et al. | Ultra-accurate Ethernet time-transfer with programmable carrier-frequency based on White Rabbit solution | |
| Fletcher et al. | Smart clocks have a hand in the smart grid | |
| Wei et al. | Time Synchronization of distributed systems based on IEEE1588 |