Hu, 2013 - Google Patents
Compact modeling for the changing transistorHu, 2013
View PDF- Document ID
- 5285029729799037195
- Author
- Hu C
- Publication year
- Publication venue
- 2013 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)
External Links
Snippet
Compact model is not only a tool for IC design but also the unique bridge between IC manufacturing and design. It needs not only a mathematical model of a prototype transistor but also accurate models of many real device effects of the modern transistor. Compact …
- 230000000694 effects 0 abstract description 8
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/26—Testing of individual semiconductor devices
- G01R31/2607—Circuits therefor
- G01R31/2621—Circuits therefor for testing field effect transistors, i.e. FET's
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Liu et al. | On the interpretation of ballistic injection velocity in deeply scaled MOSFETs | |
| Ioannidis et al. | Drain-current flicker noise modeling in nMOSFETs from a 14-nm FDSOI technology | |
| US8799848B1 (en) | Methods for modeling of FinFET width quantization | |
| KR101105273B1 (en) | Current modeling method and apparatus for amorphous oxide semiconductor thin film transistor | |
| CN103837744A (en) | Method for measuring external parasitic resistance of MOS transistor | |
| EP2337080A1 (en) | Method of simulation and simulation device | |
| Monsieur et al. | The importance of the spacer region to explain short channels mobility collapse in 28nm Bulk and FDSOI technologies | |
| JP2005259778A (en) | Reliability simulation method for semiconductor device | |
| Messaris et al. | Hot carrier degradation modeling of short-channel n-FinFETs suitable for circuit simulators | |
| Lu et al. | A non-quasi-static model for tunneling FETs based on the relaxation time approximation | |
| Hu | Compact modeling for the changing transistor | |
| Wang et al. | An accurate and robust compact model for high-voltage MOS IC simulation | |
| Kumar et al. | Lateral profiling of trapped charge in SONOS flash EEPROMs programmed using CHE injection | |
| Sharma et al. | Compact model for vertical silicon nanowire based device simulation and circuit design | |
| Venugopalan et al. | Compact models for real device effects in FinFETs | |
| Singh et al. | 7-nm nanowire FET process variation modeling using industry standard BSIM-CMG model | |
| Liu et al. | Compact LDD nMOSFET degradation model | |
| Pandit | MOSFET characterization for VLSI circuit simulation | |
| Nakayama et al. | A self-consistent non-quasi-static MOSFET model for circuit simulation based on transient carrier response | |
| Dabhi et al. | Physical analysis of non-monotonic DIBL dependence on back gate bias in thick front gate oxide FDSOI MOSFETs | |
| JP2005064164A (en) | MOSFET characteristic extraction method | |
| Nariai et al. | Gate voltage dependence of channel length modulation for 14 nm FinFETs | |
| Sriramkumar et al. | BSIM-CG: A compact model of cylindrical gate/nanowire MOSFETs for circuit simulations | |
| Dibaj et al. | Gate Oxide Short Defect Model in FinFETs | |
| Wang | Characterization and modelling of Junctionless Vertical Si Nanowire Transistor for 3D logic circuits |