[go: up one dir, main page]

Prinz et al., 2002 - Google Patents

A technique for fabricatingInGaAs/GaAs nanotubes of precisely controlled lengths

Prinz et al., 2002

View PDF
Document ID
529440856711848832
Author
Prinz V
Chekhovskiy A
Preobrazhenskii V
Semyagin B
Gutakovsky A
Publication year
Publication venue
Nanotechnology

External Links

Snippet

Single-crystal nanotubes of controlled lengths were produced on sidewalls of V-grooves and on a cleaved facet of a heterostructure. This was done using selective molecular-beam- epitaxy growth of a strained InGaAs/GaAs strip and subsequent self-rolling of this strip in a …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02538—Group 13/15 materials
    • H01L21/02546—Arsenides
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor

Similar Documents

Publication Publication Date Title
Prinz et al. A technique for fabricatingInGaAs/GaAs nanotubes of precisely controlled lengths
Golod et al. Fabrication of conducting GeSi/Si micro-and nanotubes and helical microcoils
Zhang et al. Controllable fabrication of sige/si and sige/si/cr helical nanobelts
EP0665578B1 (en) Semiconductor structure and method of fabricating the same
US6858888B2 (en) Stress control of semiconductor microstructures for thin film growth
US12283483B2 (en) Sag nanowire growth with a planarization process
Prinz Precise semiconductor nanotubes and nanoshells fabricated on (1 1 0) and (1 1 1) Si and GaAs
JP2015008293A (en) Epitaxial solid semiconductor heterostructure and method for manufacturing the same
Choi et al. Selective growth of InAs self-assembled quantum dots on nanopatterned SiO 2/Si substrate
Fukuda et al. Fabrication of silicon nanopillars containing polycrystalline silicon/insulator multilayer structures
Fathauer et al. New class of Si‐based superlattices: Alternating layers of crystalline Si and porous amorphous Si1− x Ge x alloys
Mendach et al. Interlocking mechanism for the fabrication of closed single-walled semiconductor microtubes
Prieto et al. Strain-induced optical anisotropy in self-organized quantum structures at the E 1 transition
Fernández-Martínez et al. Parallel nanogap fabrication with nanometer size control using III–V semiconductorepitaxial technology
Warren et al. Masked, anisotropic thermal etching and regrowth for in situ patterning of compound semiconductors
Hojo et al. Topography change due to multilayer oxidation at SiO2/Si (111) interfaces
JP4046175B2 (en) Fabrication method of fine structure element
Koguchi Toward the fabrication of site-controlled III-V compound semiconductor quantum dots by droplet epitaxy
Maes et al. Preparation of nanometer-scale windows in SiO2 for selective epitaxial growth of Si based devices
Yukecheva et al. Modulation-doped SixGe1− x/Si shells electrically isolated from conductive substrates
Fathauer et al. Novel Si‐based superlattices consisting of alternating layers of crystalline Si and porous amorphous Si1− x Ge x alloys
Tsutsumi et al. Plane-view observation technique of silicon nanowires by transmission electron microscopy
Hasegawa et al. Growth of GaAs/InAs antidot structure by solid-source MBE
Rousseau et al. Stability of twist interfacial dislocations in (001) silicon bonded films
Vescan et al. Growth and properties of SiGe structures obtained by selective epitaxy on finite areas