Azadet et al., 1998 - Google Patents
Low-power equalizer architectures for high speed modemsAzadet et al., 1998
- Document ID
- 537745298768309553
- Author
- Azadet K
- Nicole C
- Publication year
- Publication venue
- IEEE Communications Magazine
External Links
Snippet
In many DSP-based high-speed modem applications, such as broadband modems for high- speed Internet access to the home or gigabit Ethernet transceivers, channel equalization requires processing power so high that power consumption and clock speed become major …
- 238000000034 method 0 abstract description 24
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L2025/03433—Arrangements for removing intersymbol interference characterised by equaliser structure
- H04L2025/03439—Fixed structures
- H04L2025/03445—Time domain
- H04L2025/03471—Tapped delay lines
- H04L2025/03484—Tapped delay lines time-recursive
- H04L2025/0349—Tapped delay lines time-recursive as a feedback filter
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L2025/03433—Arrangements for removing intersymbol interference characterised by equaliser structure
- H04L2025/03439—Fixed structures
- H04L2025/03445—Time domain
- H04L2025/03471—Tapped delay lines
- H04L2025/03477—Tapped delay lines not time-recursive
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L2025/03592—Adaptation methods
- H04L2025/03598—Algorithms
- H04L2025/03611—Iterative algorithms
- H04L2025/03617—Time recursive algorithms
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
- H04L25/03019—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
- H04L25/03057—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception with a recursive structure
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L2025/0335—Arrangements for removing intersymbol interference characterised by the type of transmission
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0223—Computation saving measures; Accelerating measures
- H03H17/0225—Measures concerning the multipliers
- H03H17/0226—Measures concerning the multipliers comprising look-up tables
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/06—Non-recursive filters
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0283—Filters characterised by the filter structure
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H21/00—Adaptive networks
- H03H21/0012—Digital adaptive filters
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Azadet et al. | Low-power equalizer architectures for high speed modems | |
| Nicol et al. | A low-power 128-tap digital adaptive equalizer for broadband modems | |
| US6009448A (en) | Pipelined parallel-serial architecture for a modified least mean square adaptive filter | |
| EP1058431B1 (en) | Decision-feedback equaliser with both parallel and look-ahead processing | |
| Lu et al. | A 60 MBd, 480 Mb/s, 256 QAM decision-feedback equalizer in 1.2 mu m CMOS | |
| Vijetha et al. | High performance area efficient DA based FIR filter for concurrent decision feedback equalizer | |
| CN107786476B (en) | A filter, time domain equalizer and receiver | |
| US6993071B2 (en) | Low-cost high-speed multiplier/accumulator unit for decision feedback equalizers | |
| Choo et al. | Two's complement computation sharing multiplier and its applications to high performance DFE | |
| US5805481A (en) | Update block for an adaptive equalizer filter configuration capable of processing complex-valued coefficient signals | |
| Chen et al. | A simplified signed powers-of-two conversion for multiplierless adaptive filters | |
| US6765958B1 (en) | High-speed adaptive interconnect architecture | |
| Gersho | Reduced complexity implementation of passband adaptive equalizers | |
| Hwang et al. | An efficient FSE/DFE-based HDSL equalizer with new adaptive algorithms | |
| US20070014345A1 (en) | Low complexity Tomlinson-Harashima precoders | |
| Lin et al. | Concurrent digital adaptive decision feedback equalizer for 10GBase-LX4 ethernet system | |
| EP1248425A1 (en) | Calculation of DFE coefficients from CIR | |
| Bernocchi et al. | A hybrid RNS adaptive filter for channel equalization | |
| Schobinger et al. | CMOS digital adaptive decision feedback equalizer chip for multilevel QAM digital radio modems | |
| Yang et al. | High-performance VLSI architecture of adaptive decision feedback equalizer based on predictive parallel branch slicer (PPBS) scheme | |
| Lutkemeyer et al. | A transversal equalizer with an increased adaptation speed and tracking capability | |
| Hwang et al. | A high throughput rate and low circuit complexity QAM channel equalizer design based on bit serial scheme | |
| Yu et al. | Area-efficient and reusable VLSI architecture of decision feedback equalizer for QAM modern | |
| CN101304495A (en) | A Ghost Elimination Equalizer | |
| Noll | High throughput digital filters |