[go: up one dir, main page]

Acar et al., 2003 - Google Patents

Leakage and leakage sensitivity computation for combinational circuits

Acar et al., 2003

View PDF
Document ID
5383468946137897774
Author
Acar E
Devgan A
Rao R
Liu Y
Su H
Nassif S
Burns J
Publication year
Publication venue
Proceedings of the 2003 international symposium on Low power electronics and design

External Links

Snippet

Leakage power is emerging as a new critical challenge in the design of high performance integrated circuits. Leakage is increasing dramatically with each technology generation and is expected to dominate system power. This paper describes a static (ie input independent) …
Continue reading at www.cecs.uci.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/504—Formal methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Similar Documents

Publication Publication Date Title
US7137080B2 (en) Method for determining and using leakage current sensitivities to optimize the design of an integrated circuit
Wei et al. Design and optimization of dual-threshold circuits for low-voltage low-power applications
Wirnshofer Variation-aware adaptive voltage scaling for digital CMOS circuits
Sylvester et al. Variability in nanometer CMOS: Impact, analysis, and minimization
Monteiro et al. Computer-Aided Design Techniques for Low Power Sequential Logic Circuits
Acar et al. Leakage and leakage sensitivity computation for combinational circuits
Zhang et al. Aging-aware gate-level modeling for circuit reliability analysis
Dadgour et al. A statistical framework for estimation of full-chip leakage-power distribution under parameter variations
Firouzi et al. Statistical analysis of BTI in the presence of process-induced voltage and temperature variations
Jafari et al. Impacts of process variations and aging on lifetime reliability of flip-flops: A comparative analysis
US9424381B2 (en) Contributor-based power modeling of microprocessor components
Dhanwada et al. Efficient PVT independent abstraction of large IP blocks for hierarchical power analysis
Rao et al. Modeling and analysis of parametric yield under power and performance constraints
Dhanwada et al. Leakage power contributor modeling
Rao et al. Analytical yield prediction considering leakage/performance correlation
Chahal et al. BTI aware thermal management for reliable DVFS designs
Sagahyroon et al. Using SAT-based techniques in power estimation
Sajjadi-Kia et al. A new reliability evaluation methodology with application to lifetime oriented circuit design
Nesset Rtl power estimation flow and its use in power optimization
Assare et al. Accurate estimation of leakage power variability in sub-micrometer CMOS circuits
Yang et al. NBTI and leakage reduction using an integer linear programming approach
Sundareswaran Statistical characterization for timing sign-off: from silicon to design and back to silicon
Gupta et al. Characterization of Fast, Accurate Leakage Power Models for IEEE P2416
Nassif Model to hardware matching: for nano-meter scale technologies
Fernandes et al. Accurate estimation of vector dependent leakage power in the presence of process variations