[go: up one dir, main page]

Broc et al., 2015 - Google Patents

A fast pruning technique for low-power inexact circuit design

Broc et al., 2015

View PDF
Document ID
5483799906702281444
Author
Broc J
Gaillardon P
Amarú L
Murillo J
Palem K
De Micheli G
Publication year
Publication venue
2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS)

External Links

Snippet

Inexact Circuits are circuits in which the accuracy of the output can be traded for cost savings (energy, area and/or delay). In the context of advanced technology scaling and power density increase, inexact circuits appear to be very promising as a solution. In this paper, we …
Continue reading at si2.epfl.ch (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/504—Formal methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N99/00—Subject matter not provided for in other groups of this subclass

Similar Documents

Publication Publication Date Title
Sirichotiyakul et al. Duet: An accurate leakage estimation and optimization tool for dual-V/sub t/circuits
Kong A novel net weighting algorithm for timing-driven placement
US7000204B2 (en) Power estimation based on power characterizations
US8201121B1 (en) Early estimation of power consumption for electronic circuit designs
US6529861B1 (en) Power consumption reduction for domino circuits
Wang et al. PROCEED: A Pareto optimization-based circuit-level evaluator for emerging devices
Broc et al. A fast pruning technique for low-power inexact circuit design
Lin et al. An ensemble learning approach for in-situ monitoring of FPGA dynamic power
US8655634B2 (en) Modeling loading effects of a transistor network
Jovanovic et al. Binary division power models for high-level power estimation of FPGA-based DSP circuits
Liu et al. Supervised design space exploration by compositional approximation of Pareto sets
Sathyamurthy et al. Speeding up pipelined circuits through a combination of gate sizing and clock skew optimization
Lai et al. Efficient synthesis of approximate threshold logic circuits with an error rate guarantee
Wainberg et al. Robust optimization of multiple timing constraints
Hassan et al. Low-power design of nanometer FPGAs: architecture and EDA
Azizi et al. An integrated framework for joint design space exploration of microarchitecture and circuits
Ahmadi et al. Symbolic noise analysis approach to computational hardware optimization
Dal et al. Power optimization with power islands synthesis
Mrazek et al. Automatic design of low-power vlsi circuits: Accurate and approximate multipliers
Tabatabaei-Nikkhah et al. Achilles: Accuracy-aware high-level synthesis considering online quality management
Rahman et al. An efficient control point insertion technique for leakage reduction of scaled CMOS circuits
Minkovich et al. Mapping for better than worst-case delays in LUT-based FPGA designs
Raja et al. A reduced constraint set linear program for low-power design of digital circuits
Chandrakar et al. A SAT-based methodology for effective clock gating for power minimization
Eiermann et al. Novel modeling techniques for RTL power estimation