Do et al., 1997 - Google Patents
The strategy of inter-processor communication in BDCS for network survivabilityDo et al., 1997
- Document ID
- 5613935705067404266
- Author
- Do H
- Yoon J
- Song J
- Publication year
- Publication venue
- Proceedings of ICICS, 1997 International Conference on Information, Communications and Signal Processing. Theme: Trends in Information Systems Engineering and Wireless Multimedia Communications (Cat.
External Links
Snippet
This paper proposes a new inter-processor communication (IPC) method that can reduce the processing time of network restoration such as self healing mesh (SHM) and presents the performance evaluation through the analysis and simulation of the proposed method …
- 238000004891 communication 0 title abstract description 8
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. local area networks [LAN], wide area networks [WAN]
- H04L12/42—Loop networks
- H04L12/427—Loop networks with decentralised control
- H04L12/43—Loop networks with decentralised control with synchronous transmission, e.g. time division multiplex [TDM], slotted rings
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0602—Systems characterised by the synchronising information used
- H04J3/0605—Special codes used as synchronising signal
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
- H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/14—Monitoring arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J2203/00—Aspects of optical multiplex systems other than those covered by H04J14/00
- H04J2203/0001—Provisions for broadband connections in integrated services digital network using frames of the Optical Transport Network [OTN] or using synchronous transfer mode [STM], e.g. SONET, SDH
- H04J2203/0057—Operations, administration and maintenance [OAM]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J2203/00—Aspects of optical multiplex systems other than those covered by H04J14/00
- H04J2203/0001—Provisions for broadband connections in integrated services digital network using frames of the Optical Transport Network [OTN] or using synchronous transfer mode [STM], e.g. SONET, SDH
- H04J2203/0003—Switching fabrics, e.g. transport network, control network
- H04J2203/0012—Switching modules and their interconnections
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/16—Time-division multiplex systems in which the time allocation to individual channels within a transmission cycle is variable, e.g. to accommodate varying complexity of signals, to vary number of channels transmitted
- H04J3/1605—Fixed allocated frame structures
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q3/00—Selecting arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3816530B2 (en) | Low latency, high clock frequency, pre-geo asynchronous packet-based crossbar switching chip system and method | |
| JP2824772B2 (en) | Connection method for connecting processing elements and exchange network | |
| US7039851B2 (en) | Method of and apparatus for correcting errors in data packet flow streams as in closed ring sequential address generators and the like without data flow stream interruption | |
| EP0581486B1 (en) | High bandwidth packet switch | |
| US5923653A (en) | SONET/SDH receiver processor | |
| US5875217A (en) | Delay adjustment circuit in a performance monitoring and test system | |
| US9025467B2 (en) | Hitless protection for traffic received from 1+1 protecting line cards in high-speed switching systems | |
| US6687255B1 (en) | Data communication circuit having FIFO buffer with frame-in-FIFO generator | |
| US5602850A (en) | High-speed packet bus | |
| JPS60148249A (en) | Message removing method | |
| CN102907058A (en) | Cell-Based Data Transmission Exploiting Dynamic Multipath Routing in Full Mesh Networks Without Central Control | |
| US5644570A (en) | Arrangement for connecting a computer to a telecommunications network, and a method for bit rate adaptation in this arrangement | |
| KR100209458B1 (en) | Method of managing a plurality of identical units, circuit arrangements and switch elements | |
| US6760849B1 (en) | Event initiation bus and associated fault protection for a telecommunications device | |
| Do et al. | The strategy of inter-processor communication in BDCS for network survivability | |
| Lu et al. | Design and implementation of multi-channel high speed HDLC data processor | |
| CN100574288C (en) | The data link layer device that is used for serial communication bus | |
| CN1662894B (en) | Switching device comprising a time slot bus and a number of buffers | |
| KR100284001B1 (en) | Time slot switching device for control unit signal and control unit signal in optical subscriber transmission device | |
| US6584124B1 (en) | Method and system for accessing ports of a fixed-size cell switch | |
| EP0583368B1 (en) | Method and apparatus for translating signaling information | |
| JPH04100451A (en) | Atm communication system | |
| WO1990016121A1 (en) | Data switching nodes | |
| EP0630496A1 (en) | Accelerated token ring network | |
| JP3046118B2 (en) | Time division channel method |