[go: up one dir, main page]

Li et al., 2006 - Google Patents

SRAM circuit-failure modeling and reliability simulation with SPICE

Li et al., 2006

View PDF
Document ID
5655978970020219815
Author
Li X
Qin J
Huang B
Zhang X
Bernstein J
Publication year
Publication venue
IEEE Transactions on Device and Materials Reliability

External Links

Snippet

Based on some new accelerated lifetime models and failure equivalent circuit modeling techniques for the common semiconductor wear out mechanisms, simulation program with integrated circuit emphasis (SPICE) can be used to characterize CMOS VLSI circuit failure …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G11C2029/5006—Current
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G11C2029/5002—Characteristic
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G01R31/3004—Current or voltage test
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM

Similar Documents

Publication Publication Date Title
Heald et al. Variability in sub-100nm SRAM designs
Pavlov et al. CMOS SRAM circuit design and parametric test in nano-scaled technologies: process-aware SRAM design and test
Bansal et al. Impacts of NBTI and PBTI on SRAM static/dynamic noise margins and cell failure probability
Li et al. SRAM circuit-failure modeling and reliability simulation with SPICE
Liu et al. Extended methodology to determine SRAM write margin in resistance-dominated technology node
Raychowdhury et al. A feasibility study of subthreshold SRAM across technology generations
Agbo et al. BTI analysis of SRAM write driver
Segura et al. A detailed analysis of CMOS SRAM's with gate oxide short defects
Krishnappa et al. Comparative BTI reliability analysis of SRAM cell designs in nano-scale CMOS technology.
Chen et al. Efficient testing of SRAM with optimized march sequences and a novel DFT technique for emerging failures due to process variations
Ding et al. Influence of transistors with BTI-induced aging on SRAM write performance
Pavlov et al. Word line pulsing technique for stability fault detection in SRAM cells
Wang et al. Single-ended SRAM with high test coverage and short test time
Matakias et al. A circuit for concurrent detection of soft and timing errors in digital CMOS ICs
Saraza-Canflanca et al. Design considerations of an SRAM array for the statistical validation of time-dependent variability models
Zhang et al. Addressing the combined effect of transistor and interconnect aging in sram towards silicon lifecycle management
Marques et al. Soft Error Reliability of SRAM cells during the three operation states
Martins et al. Analyzing NBTI impact on SRAMs with resistive-open defects
Martín-Lloret et al. An IC array for the statistical characterization of time-dependent variability of basic circuit blocks
Merino et al. Alternate characterization technique for static random‐access memory static noise margin determination
Agbo et al. Reliability modeling and mitigation for embedded memories
Vatajelu et al. Parametric failure analysis of embedded SRAMs using fast & accurate dynamic analysis
Copetti et al. A comparative study between FinFET and CMOS-based SRAMs under resistive defects
Agbo et al. Sense amplifier offset voltage analysis for both time-zero and time-dependent variability
Brooks et al. Design of a Low Power Latch Based SRAM Sense Amplifier