[go: up one dir, main page]

Liu et al., 2006 - Google Patents

Sleep switch dual threshold voltage domino logic with reduced subthreshold and gate oxide leakage current

Liu et al., 2006

View PDF
Document ID
5726963638287558027
Author
Liu Z
Kursun V
Publication year
Publication venue
Microelectronics journal

External Links

Snippet

A circuit technique is proposed in this paper for simultaneously reducing the subthreshold and gate oxide leakage power consumption in domino logic circuits. PMOS-only sleep transistors and a dual threshold voltage CMOS technology are utilized to place an idle …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H03K19/01707—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
    • H03K19/01721—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits by means of a pull-up or down element
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used
    • H03K17/56—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used using semiconductor devices
    • H03K17/687—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used using semiconductor devices using field-effect transistors
    • H03K17/693—Switching arrangements with several input- or output-terminals
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0013—Arrangements for reducing power consumption in field effect transistor circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0021—Modifications of threshold
    • H03K19/0027—Modifications of threshold in field effect transistor circuits

Similar Documents

Publication Publication Date Title
Lorenzo et al. Review of circuit level leakage minimization techniques in CMOS VLSI circuits
Hamzaoglu et al. Circuit-level techniques to control gate leakage for sub-100nm CMOS
Liu et al. Leakage power characteristics of dynamic circuits in nanometer CMOS technologies
Chiang et al. Novel high-density low-power logic circuit techniques using DG devices
US7855578B2 (en) Domino logic circuit techniques for suppressing subthreshold and gate oxide leakage
US7342287B2 (en) Power gating schemes in SOI circuits in hybrid SOI-epitaxial CMOS structures
Tawfik et al. FinFET domino logic with independent gate keepers
Gupta et al. Analysis and design of lector-based dual-Vt domino logic with reduced leakage current
Ekekwe et al. Power dissipation sources and possible control techniques in ultra deep submicron CMOS technologies
Abbasalizadeh et al. Full adder design with gdi cell and independent double gate transistor
Fisher et al. Digital subthreshold logic design-motivation and challenges
Kursun et al. Node voltage dependent subthreshold leakage current characteristics of dynamic circuits
Liu et al. Sleep switch dual threshold voltage domino logic with reduced subthreshold and gate oxide leakage current
Jalan et al. Analysis of leakage power reduction techniques in digital circuits
Liu et al. Leakage biased PMOS sleep switch dynamic circuits
Dadoria et al. Performance evaluation of domino logic circuits for wide fan-in gates with FinFET
Liu et al. Shifted leakage power characteristics of dynamic circuits due to gate oxide tunneling
Sreekala et al. Subthreshold leakage power reduction by feedback sleeper-stack technique
Mishra et al. Leakage current minimization in dynamic circuits using sleep switch
Liu et al. Leakage biased sleep switch domino logic
Elgharbawy et al. New bulk dynamic threshold NMOS schemes for low-energy subthreshold domino-like circuits
Pandey et al. Sleep signal controlled footless domino circuit for low leakage current
Liu et al. Temperature dependent leakage power characteristics of dynamic circuits in sub-65 nm CMOS technologies
Elgebaly et al. A sub-0.5 V dynamic threshold PMOS (DTPMOS) scheme for bulk CMOS technologies
Tayal et al. Power-delay trade-offs in complementary metal-oxide semiconductor circuits using self and optimum bulk control