Druschel et al., 2002 - Google Patents
Network subsystem designDruschel et al., 2002
View PS- Document ID
- 5804819685501579586
- Author
- Druschel P
- Abbott M
- Pagels M
- Peterson L
- Publication year
- Publication venue
- IEEE network
External Links
Snippet
It is argued that the bandwidth of the CPU/memory data path on workstations will remain within the same order of magnitude as the network bandwidth delivered to the workstation. This makes it essential that the number of times network data traverses the CPU/memory …
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
- G06F12/0815—Cache consistency protocols
- G06F12/0817—Cache consistency protocols using directory methods
- G06F12/0826—Limited pointers directories; State-only directories without pointers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/54—Interprogramme communication; Intertask communication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
- G06F9/5011—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resources being hardware resources other than CPUs, Servers and Terminals
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/25—Using a specific main memory architecture
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L29/00—Arrangements, apparatus, circuits or systems, not covered by a single one of groups H04L1/00 - H04L27/00 contains provisionally no documents
- H04L29/02—Communication control; Communication processing contains provisionally no documents
- H04L29/06—Communication control; Communication processing contains provisionally no documents characterised by a protocol
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Druschel et al. | Network subsystem design | |
| Chu | Zero-Copy TCP in Solaris. | |
| Pai et al. | IO-Lite: A unified I/O buffering and caching system | |
| Protic et al. | Distributed shared memory: Concepts and systems | |
| Welch et al. | Pseudo devices: User-level extensions to the Sprite file system | |
| Lumetta et al. | Multi-protocol active messages on a cluster of SMP's | |
| EP0889623B1 (en) | System and method for efficient remote disk I/O | |
| Pakin et al. | Fast Messages: Efficient, portable communication for workstation clusters and MPPs | |
| US8373714B2 (en) | Virtualization of graphics resources and thread blocking | |
| Tezuka et al. | Pin-down cache: A virtual memory management technique for zero-copy communication | |
| US20020172199A1 (en) | Node translation and protection in a clustered multiprocessor system | |
| EP0707266B1 (en) | Methods and apparatus for a data transfer mechanism in the field of computer systems | |
| Gropp et al. | A high-performance MPI implementation on a shared-memory vector supercomputer | |
| US8255913B2 (en) | Notification to task of completion of GSM operations by initiator node | |
| Sterbenz et al. | Axon: A high speed communication architecture for distributed applications | |
| Bilas et al. | Fast rpc on the shrimp virtual memory mapped network interface | |
| Träff et al. | The implementation of MPI-2 one-sided communication for the NEC SX-5 | |
| Dean et al. | Data Movement in Kernelized Systems. | |
| Sterbenz | Axon: a host-network interface architecture for gigabit communications | |
| Heinlein et al. | Coherent block data transfer in the FLASH multiprocessor | |
| Shan et al. | A comparison of MPI, SHMEM and cache-coherent shared address space programming models on the SGI Origin2000 | |
| Druschel et al. | Analysis of I/O subsystem design for multimedia workstations | |
| Druschel | Operating system support for high-speed networking | |
| Trams et al. | Memory Management in a combined VIA/SCI Hardware | |
| Ahlgren et al. | Increasing communication performance with a minimal-copy data path supporting ILP and ALF |