[go: up one dir, main page]

Serrano et al., 2024 - Google Patents

A Unified OTP and PUF Exploiting Post-Program Current on Standard CMOS Technology

Serrano et al., 2024

Document ID
5955333819186122826
Author
Serrano R
Duran C
Sarmiento M
Nguyen K
Iizuka T
Hoang T
Pham C
Publication year
Publication venue
2024 IEEE International Symposium on Circuits and Systems (ISCAS)

External Links

Snippet

Root-of-Trust (RoT) uses the hardware primitives to provide security in the integrated electronic systems, preventing attacks against the vital information of the system. The typical hardware primitives are used to generate random numbers and store the system's keys …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C17/00Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
    • G11C17/18Auxiliary circuits, e.g. for writing into memory
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C5/00Details of stores covered by G11C11/00
    • G11C5/14Power supply arrangements, e.g. Power down/chip (de)selection, layout of wiring/power grids, multiple supply levels

Similar Documents

Publication Publication Date Title
JP7724898B2 (en) Anti-hacking mechanism for flash memory devices
US10469083B2 (en) Breakdown-based physical unclonable function
JP6508478B2 (en) Tamper resistant nonvolatile memory device and integrated circuit card
JP6532024B2 (en) Tamper resistant nonvolatile memory device and integrated circuit card
CN105632543B (en) Nonvolatile memory devices and integrated circuit card with tamper-resistance properties
US9892783B2 (en) Non-volatile memory device including memory cells having variable resistance values
Shifman et al. A method to improve reliability in a 65-nm SRAM PUF array
JP5279899B2 (en) Secure random number generator
US11348651B2 (en) Hot carrier injection fuse memory
Zhang et al. Highly reliable spin-transfer torque magnetic RAM-based physical unclonable function with multi-response-bits per cell
CN106469565A (en) Digital code generating device, one-time programmable memory block and digital code generating method
US20220385486A1 (en) Physically unclonable function produced using otp memory
JP2017216030A (en) Nonvolatile memory device
Yeh et al. Self-convergent trimming SRAM true random number generation with in-cell storage
Equbal et al. Hybrid CMOS-RRAM true random number generator exploiting coupled entropy sources
Ito et al. Pure CMOS one-time programmable memory using gate-ox anti-fuse
Serrano et al. A Unified OTP and PUF Exploiting Post-Program Current on Standard CMOS Technology
Wang et al. A novel complementary architecture of one-time-programmable memory and its applications as physical unclonable function (PUF) and one-time password
Vatajelu et al. STT-MRAM-based strong PUF architecture
US20220100397A1 (en) Semiconductor devices with security lock and associated methods and systems
Li et al. Reliable antifuse one-time-programmable scheme with charge pump for postpackage repair of DRAM
Wang et al. Enhancing the reliability of SC PUF through optimal capacitor configuration
US11404119B1 (en) Non-volatile memory device and challenge response method
Kumar et al. PUF implementation using competing OTPM devices in novel 5T-2OTPM differential configuration
Yang et al. Serial RRAM Cell for Secure Bit Concealing. Electronics 2021, 10, 1842