[go: up one dir, main page]

Fotouhi et al., 2019 - Google Patents

Enabling scalable chiplet-based uniform memory architectures with silicon photonics

Fotouhi et al., 2019

View PDF
Document ID
6237112794397329563
Author
Fotouhi P
Werner S
Lowe-Power J
Yoo S
Publication year
Publication venue
Proceedings of the International Symposium on Memory Systems

External Links

Snippet

Chiplet-based systems have recently received much attention for scaling-up processing power in HPC systems due to their high energy efficiency and low cost manufacturing; however, large inter-chiplet NUMA latencies, distance-related energy overheads, and …
Continue reading at dl.acm.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G—PHYSICS
    • G02—OPTICS
    • G02B—OPTICAL ELEMENTS, SYSTEMS, OR APPARATUS
    • G02B6/00—Light guides
    • G02B6/24—Coupling light guides
    • G02B6/42—Coupling light guides with opto-electronic elements
    • G02B6/43—Arrangements comprising a plurality of opto-electronic elements and associated optical interconnections ; Transmitting or receiving optical signals between chips, wafers or boards; Optical backplane assemblies
    • G—PHYSICS
    • G02—OPTICS
    • G02B—OPTICAL ELEMENTS, SYSTEMS, OR APPARATUS
    • G02B6/00—Light guides
    • G02B6/24—Coupling light guides
    • G02B6/26—Optical coupling means

Similar Documents

Publication Publication Date Title
Fotouhi et al. Enabling scalable chiplet-based uniform memory architectures with silicon photonics
Alexoudi et al. Optics in computing: From photonic network-on-chip to chip-to-chip interconnects and disintegrated architectures
US11705972B2 (en) Pooled memory system enabled by monolithic in-package optical I/O
JP7557586B2 (en) OPTICALLY BONDED STACKED MEMORY AND ASSOCIATED METHODS AND SYSTEMS - Patent application
Vantrease et al. Corona: System implications of emerging nanophotonic technology
Beamer et al. Re-architecting DRAM memory systems with monolithically integrated silicon photonics
Batten et al. Designing chip-level nanophotonic interconnection networks
Kurian et al. ATAC: A 1000-core cache-coherent processor with on-chip optical network
Grani et al. Flat-topology high-throughput compute node with AWGR-based optical-interconnects
Binkert et al. The role of optics in future high radix switch design
Udipi et al. Combining memory and a controller with photonics through 3D-stacking to enable scalable and energy-efficient systems
Wu et al. Suor: Sectioned undirectional optical ring for chip multiprocessor
Grani et al. Design and evaluation of AWGR-based photonic NoC architectures for 2.5 D integrated high performance computing systems
Grani et al. Design options for optical ring interconnect in future client devices
Morris et al. Dynamic reconfiguration of 3d photonic networks-on-chip for maximizing performance and improving fault tolerance
Wang et al. CAMON: Low-cost silicon photonic chiplet for manycore processors
Brunina et al. Building data centers with optically connected memory
Fotouhi et al. Enabling scalable disintegrated computing systems with AWGR-based 2.5 D interconnection networks
Werner et al. AWGR-based optical processor-to-memory communication for low-latency, low-energy vault accesses
Fariborz et al. LLM: Realizing low-latency memory by exploiting embedded silicon photonics for irregular workloads
Werner et al. 3D photonics as enabling technology for deep 3D DRAM stacking
Han et al. A practical shared optical cache with hybrid mwsr/r-swmr noc for multicore processors
Ben Yoo et al. Photonics in data centers
Li et al. Ronet: Scaling gpu system with silicon photonic chiplet
Werner et al. Towards energy-efficient high-throughput photonic NoCs for 2.5 D integrated systems: A case for AWGRs