Nafria et al., 2021 - Google Patents
Circuit reliability prediction: challenges and solutions for the device time-dependent variability characterization roadblockNafria et al., 2021
View PDF- Document ID
- 6404654592931700499
- Author
- Nafria M
- Diaz-Fortuny J
- Saraza-Canflanca P
- Martín-Martínez J
- Roca E
- Castro-Lopez R
- Rodriguez R
- Martin-Lloret P
- Toro-Frias A
- Mateo D
- Barajas E
- Aragones X
- Fernandez F
- Publication year
- Publication venue
- 2021 IEEE Latin America Electron Devices Conference (LAEDC)
External Links
Snippet
The characterization of the MOSFET Time-Dependent Variability (TDV) can be a showstopper for reliability-aware circuit design in advanced CMOS nodes. In this work, a complete MOSFET characterization flow is presented, in the context of a physics-based TDV …
- 238000010192 crystallographic characterization 0 title abstract description 19
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
- G01R31/318342—Generation of test inputs, e.g. test vectors, patterns or sequence by preliminary fault modelling, e.g. analysis, simulation
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuit
- G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2855—Environmental, reliability or burn-in testing
- G01R31/286—External aspects, e.g. related to chambers, contacting devices or handlers
- G01R31/2868—Complete testing stations; systems; procedures; software aspects
- G01R31/287—Procedures; Software aspects
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/30—Marginal testing, e.g. varying supply voltage
- G01R31/3004—Current or voltage test
- G01R31/3008—Quiescent current [IDDQ] test or leakage current test
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31718—Logistic aspects, e.g. binning, selection, sorting of devices under test, tester/handler interaction networks, Test management software, e.g. software for test statistics or test evaluation, yield analysis
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31725—Timing aspects, e.g. clock distribution, skew, propagation delay
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/26—Testing of individual semiconductor devices
- G01R31/2642—Testing semiconductor operation lifetime or reliability, e.g. by accelerated life tests
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/26—Testing of individual semiconductor devices
- G01R31/2607—Circuits therefor
- G01R31/2621—Circuits therefor for testing field effect transistors, i.e. FET's
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Diaz-Fortuny et al. | A versatile CMOS transistor array IC for the statistical characterization of time-zero variability, RTN, BTI, and HCI | |
| Li et al. | Compact modeling of MOSFET wearout mechanisms for circuit-reliability simulation | |
| Singh et al. | Dynamic nbti management using a 45 nm multi-degradation sensor | |
| Maricau et al. | Computer-aided analog circuit design for reliability in nanometer CMOS | |
| Li et al. | A new SPICE reliability simulation method for deep submicrometer CMOS VLSI circuits | |
| Singh et al. | Compact degradation sensors for monitoring NBTI and oxide degradation | |
| US20050184720A1 (en) | Circuitry and methodology to establish correlation between gate dielectric test site reliability and product gate reliability | |
| Sunter | Efficient analog defect simulation | |
| Gao et al. | NBTI-generated defects in nanoscaled devices: Fast characterization methodology and modeling | |
| Diaz-Fortuny et al. | Flexible setup for the measurement of CMOS time-dependent variability with array-based integrated circuits | |
| Sato et al. | A device array for efficient bias-temperature instability measurements | |
| Sutaria et al. | Aging statistics based on trapping/detrapping: Compact modeling and silicon validation | |
| Yu et al. | NBTI and HCI aging prediction and reliability screening during production test | |
| Saraza-Canflanca et al. | A robust and automated methodology for the analysis of Time-Dependent Variability at transistor level | |
| Awano et al. | BTIarray: A time-overlapping transistor array for efficient statistical characterization of bias temperature instability | |
| Diaz-Fortuny et al. | A transistor array chip for the statistical characterization of process variability, RTN and BTI/CHC aging | |
| Wyrwas et al. | Accurate quantitative physics-of-failure approach to integrated circuit reliability | |
| Nafria et al. | Circuit reliability prediction: challenges and solutions for the device time-dependent variability characterization roadblock | |
| Diaz-Fortuny et al. | Statistical threshold voltage shifts caused by BTI and HCI at nominal and accelerated conditions | |
| Saraza-Canflanca et al. | New method for the automated massive characterization of Bias Temperature Instability in CMOS transistors | |
| Doong et al. | Field-configurable test structure array (FC-TSA): Enabling design for monitor, model, and manufacturability | |
| Maricau et al. | Efficient reliability simulation of analog ICs including variability and time-varying stress | |
| Wan et al. | Simulating NBTI degradation in arbitrary stressed analog/mixed-signal environments | |
| Agarwal et al. | Rapid characterization of threshold voltage fluctuation in MOS devices | |
| Li et al. | A Device-Circuit Aging Simulation Framework Integrating Trap-Based Models and Sensitivity Analysis for FinFET Technology |