O'nils et al., 2001 - Google Patents
Device driver and DMA controller synthesis from HW/SW communication protocol specificationsO'nils et al., 2001
View PDF- Document ID
- 6462705122499758714
- Author
- O'nils M
- Jantsch A
- Publication year
- Publication venue
- Design automation for embedded systems
External Links
Snippet
We have separated the information requiredfor HW/SW interface synthesis into three parts, the protocol specification, the operating system related information, and the processor related information. From these inputs a synthesistool generates (a) device driver functions …
- 230000015572 biosynthetic process 0 title abstract description 71
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Programme initiating; Programme switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
- G06F9/4881—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/44—Arrangements for executing specific programmes
- G06F9/455—Emulation; Software simulation, i.e. virtualisation or emulation of application or operating system execution engines
- G06F9/45533—Hypervisors; Virtual machine monitors
- G06F9/45554—Instruction set architectures of guest OS and hypervisor or native processor differ, e.g. Bochs or VirtualPC on PowerPC MacOS
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/40—Transformations of program code
- G06F8/41—Compilation
- G06F8/44—Encoding
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/70—Software maintenance or management
- G06F8/76—Adapting program code to run in a different environment; Porting
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Programme control for peripheral devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/86—Hardware-Software co-design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6421808B1 (en) | Hardware design language for the design of integrated circuits | |
| Gauthier et al. | Automatic generation and targeting of application-specific operating systems and embedded systems software | |
| Thoen et al. | Modeling, verification and exploration of task-level concurrency in real-time embedded systems | |
| US6233540B1 (en) | Design environment and a method for generating an implementable description of a digital system | |
| US7146300B2 (en) | Method of co-simulating a digital circuit | |
| EP0772140B1 (en) | A design environment and a design method for hardware/software co-design | |
| JPH10116302A (en) | Integrated circuit design method and integrated circuit designed thereby | |
| O'nils et al. | Device driver and DMA controller synthesis from HW/SW communication protocol specifications | |
| Kambe et al. | A c-based synthesis system, bach, and its application (invited talk) | |
| EP1065611A2 (en) | A design environment for hardware/software co-design | |
| US8161444B1 (en) | Allocating hardware resources for high-level language code sequences | |
| EP0867820A2 (en) | A design environment and a method for generating an implementable description of a digital system | |
| Balboni et al. | Co-synthesis and co-simulation of control-dominated embedded systems | |
| Balarin et al. | Processes, interfaces and platforms. Embedded software modeling in Metropolis | |
| O'Nils et al. | Grammar based modelling and synthesis of device drivers and bus interfaces | |
| Hansson et al. | On-chip interconnect with aelite: composable and predictable systems | |
| US7370311B1 (en) | Generating components on a programmable device using a high-level language | |
| Ortega et al. | Models and methods for hw/sw intellectual property interfacing | |
| Yoo et al. | Hardware/software cosimulation from interface perspective | |
| Rust et al. | Pr/T-Net based seamless design of embedded real-time systems | |
| Hubert | A survey of hw/sw cosimulation techniques and tools | |
| O'Nils et al. | Operating system sensitive device driver synthesis from implementation independent protocol specification | |
| O'Nils | Specification, synthesis and validation of hardware/software interfaces | |
| Fummi et al. | ISS-centric modular HW/SW co-simulation | |
| Oussorov et al. | Integration of instruction set simulators into SystemC high level models |