Aichinger, 1992 - Google Patents
Futurebus+ as an i/o bus: Profile bAichinger, 1992
View PDF- Document ID
- 6511852976707552598
- Author
- Aichinger B
- Publication year
- Publication venue
- ACM SIGARCH Computer Architecture News
External Links
Snippet
The IEEE Futurebus+ is a very fast (3GB/sec.), industry standard backplane bus specification for computer systems. Futurebus+ was designed independent of any CPU architecture so it is truly open. With this open architecture Futurebus+ can be applied to many different …
- 230000004044 response 0 description 5
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
- G06F13/4081—Live connection to bus, e.g. hot-plugging
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/409—Mechanical coupling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Programme control for peripheral devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers
- G06F2003/0692—Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers digital I/O from or to direct access storage devices, e.g. magnetic, optical, magneto-optical disc
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1114867C (en) | Peripheral component interconnect (PCI) architecture having hot-plugging capability for data-processing system | |
| US5892964A (en) | Computer bridge interfaces for accelerated graphics port and peripheral component interconnect devices | |
| US6363452B1 (en) | Method and apparatus for adding and removing components without powering down computer system | |
| JP3327559B2 (en) | Method and system for enabling non-destructive active insertion of a feature card into a computer and non-destructive active removal from a computer | |
| US4961140A (en) | Apparatus and method for extending a parallel synchronous data and message bus | |
| US20040068602A1 (en) | Apparatus, method and system for accelerated graphics port bus bridges | |
| JPH11161625A (en) | Computer system | |
| US6134625A (en) | Method and apparatus for providing arbitration between multiple data streams | |
| US20040141518A1 (en) | Flexible multimode chip design for storage and networking | |
| WO1996017302A1 (en) | Bridge between two buses | |
| US5867645A (en) | Extended-bus functionality in conjunction with non-extended-bus functionality in the same bus system | |
| US20070233926A1 (en) | Bus width automatic adjusting method and system | |
| WO2023016379A1 (en) | Computer system, control method based on pcie device, and related device | |
| Aichinger | Futurebus+ as an i/o bus: Profile b | |
| WO2025152504A1 (en) | Server temperature control method, system and device, and storage medium | |
| US6356354B1 (en) | System having an arithmetic-logic circuit for determining the maximum or minimum of a plurality of codes | |
| CN113760803A (en) | Server and Control Method | |
| US5056007A (en) | Cross-coupling of service processor driven system control facilities in a multiple service processor data processing system | |
| EP0596410B1 (en) | Detection of command synchronisation error | |
| JP3871879B2 (en) | Hierarchical bus system | |
| JPS602710B2 (en) | Composite computer system | |
| US7958514B2 (en) | Apparatus, system, and method for managing tray devices | |
| CN218273375U (en) | AST 2500-based BMC management module and server system | |
| JP2006065457A (en) | Interface circuit generation device and interface circuit | |
| US6611882B1 (en) | Inbound and outbound message passing between a host processor and I/O processor local memory |