Simunic et al., 2005 - Google Patents
Optimization of reliability and power consumption in systems on a chipSimunic et al., 2005
View PDF- Document ID
- 6532767411897803498
- Author
- Simunic T
- Mihic K
- De Micheli G
- Publication year
- Publication venue
- International Workshop on Power and Timing Modeling, Optimization and Simulation
External Links
Snippet
Aggressive transistor scaling, decreased voltage margins and increased processor power and temperature, have made reliability assessment a much more significant issue in design. Although reliability of devices and interconnect has been broadly studied, here we …
- 238000005457 optimization 0 title abstract description 27
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
- G06F1/3234—Action, measure or step performed to reduce power consumption
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—INDEXING SCHEME RELATING TO CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. INCLUDING HOUSING AND APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B60/00—Information and communication technologies [ICT] aiming at the reduction of own energy use
- Y02B60/10—Energy efficient computing
- Y02B60/12—Reducing energy-consumption at the single machine level, e.g. processors, personal computers, peripherals, power supply
- Y02B60/1278—Power management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation; Temperature sensing arrangements
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Srinivasan et al. | Ramp: A model for reliability aware microprocessor design | |
| Rosing et al. | Power and reliability management of SoCs | |
| Srinivasan et al. | The case for lifetime reliability-aware microprocessors | |
| Pedram et al. | Thermal modeling, analysis, and management in VLSI circuits: Principles and methods | |
| Mintarno et al. | Self-tuning for maximized lifetime energy-efficiency in the presence of circuit aging | |
| Vassighi et al. | Thermal and power management of integrated circuits | |
| Coskun et al. | Analysis and optimization of MPSoC reliability | |
| US7454316B2 (en) | Method and apparatus for monitoring and enhancing on-chip microprocessor reliability | |
| US7917772B1 (en) | Dynamic chip control | |
| US7506216B2 (en) | System and method of workload-dependent reliability projection and monitoring for microprocessor chips and systems | |
| US20090077508A1 (en) | Accelerated life testing of semiconductor chips | |
| Simunic et al. | Optimization of reliability and power consumption in systems on a chip | |
| US7266797B2 (en) | Automated and electrically robust method for placing power gating switches in voltage islands | |
| Ikenaga et al. | A 27% active-power-reduced 40-nm CMOS multimedia SoC with adaptive voltage scaling using distributed universal delay lines | |
| Mossa et al. | Hardware trojans in 3-D ICs due to NBTI effects and countermeasure | |
| Mangalagiri et al. | Thermal-aware reliability analysis for platform FPGAs | |
| JP3667665B2 (en) | Integrated circuit characteristic evaluation method and design method thereof | |
| Wang et al. | Temperature-aware NBTI modeling and the impact of standby leakage reduction techniques on circuit performance degradation | |
| Daasch et al. | Design of VLSI CMOS circuits under thermal constraint | |
| Greskamp et al. | Threshold voltage variation effects on aging-related hard failure rates | |
| Das et al. | Area, power and temperature optimization during binary decision diagram based circuit synthesis | |
| Kozhaya et al. | An electrically robust method for placing power gating switches in voltage islands | |
| Lin et al. | A thermally-aware methodology for design-specific optimization of supply and threshold voltages in nanometer scale ICs | |
| Jain et al. | Stochastic and topologically aware electromigration analysis for clock skew | |
| Banerjee et al. | Leakage and variation aware thermal management of nanometer scale ICs |