Ramesh et al., 2023 - Google Patents
Measuring Non-Redundant VIA Test-Coverage for Automotive Designs in Lower Process NodesRamesh et al., 2023
- Document ID
- 6667026372426227886
- Author
- Ramesh S
- Kalyan R
- Yanez J
- Glowatz A
- Ryynänen M
- Schwarz S
- Publication year
- Publication venue
- 2023 IEEE International Test Conference (ITC)
External Links
Snippet
Achieving zero defects has historically relied on port-level test-coverage (TC) from traditional scan Stuck-At and Transition-Delay tests. Defect-Oriented tests from Siemens showed a way detecting more defects and to measure test coverage using layout-based Total Critical Area …
- 238000000034 method 0 title abstract description 25
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
- G01R31/318342—Generation of test inputs, e.g. test vectors, patterns or sequence by preliminary fault modelling, e.g. analysis, simulation
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31718—Logistic aspects, e.g. binning, selection, sorting of devices under test, tester/handler interaction networks, Test management software, e.g. software for test statistics or test evaluation, yield analysis
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2853—Electrical testing of internal connections or -isolation, e.g. latch-up or chip-to-lead connections
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31712—Input or output aspects
- G01R31/31717—Interconnect testing
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2894—Aspects of quality control [QC]
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/30—Marginal testing, e.g. varying supply voltage
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/302—Contactless testing
- G01R31/305—Contactless testing using electron beams
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/02—Testing of electric apparatus, lines or components, for short-circuits, discontinuities, leakage of current, or incorrect line connection
- G01R31/024—Arrangements for indicating continuity or short-circuits in electric apparatus or lines, leakage or ground faults
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/02—Testing of electric apparatus, lines or components, for short-circuits, discontinuities, leakage of current, or incorrect line connection
- G01R31/04—Testing connections, e.g. of plugs, of non-disconnectable joints
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Hapke et al. | Cell-aware test | |
| Jha et al. | Testing of digital systems | |
| McCluskey et al. | Stuck-fault tests vs. actual defects | |
| Hora et al. | An effective diagnosis method to support yield improvement | |
| US7913143B2 (en) | Test quality evaluating and improving system for semiconductor integrated circuit and test quality evaluation and improvement method for semiconductor integrated circuit | |
| JP2001127163A (en) | Failure inspection method and layout method for semiconductor integrated circuit | |
| US20080109686A1 (en) | Failure diagnosis for logic circuits | |
| US7971119B2 (en) | System and method for defect-based scan analysis | |
| Wu et al. | An efficient diagnosis-aware ATPG procedure to enhance diagnosis resolution and test compaction | |
| Ghosh-Dastidar et al. | Adaptive techniques for improving delay fault diagnosis | |
| Huang et al. | Advancements in diagnosis driven yield analysis (DDYA): A survey of state-of-the-art scan diagnosis and yield analysis technologies | |
| Mekkoth et al. | Yield learning with layout-aware advanced scan diagnosis | |
| US8352818B2 (en) | Method for generating test patterns for small delay defects | |
| Bula et al. | Gross delay defect evaluation for a CMOS logic design system product | |
| Gearhardt et al. | Improving fault isolation using iterative diagnosis | |
| Tam et al. | Precise failure localization using automated layout analysis of diagnosis candidates | |
| Mittal et al. | Test chip design for optimal cell-aware diagnosability | |
| Huang et al. | Using fault model relaxation to diagnose real scan chain defects | |
| Ramesh et al. | Measuring Non-Redundant VIA Test-Coverage for Automotive Designs in Lower Process Nodes | |
| WO2007069098A1 (en) | Integrated circuit test method and test apparatus | |
| Mirabella et al. | Testing single via related defects in digital VLSI designs | |
| Kinra et al. | Logic mapping on a microprocessor | |
| Mirabella et al. | On the test of single via related defects in digital VLSI designs | |
| Sabate et al. | Maximizing ATPG diagnosis resolution on unique single failing devices | |
| JP2009115458A (en) | Fault location presumption device for semiconductor integrated circuit |