Zhang et al., 2024 - Google Patents
A 1.2 GHz 5-bit RC-Based Phase Interpolator with High Linearity Achieved by Self-Centering Interpolation and Buffer Delay MatchingZhang et al., 2024
- Document ID
- 6858911491753196994
- Author
- Zhang T
- Huo R
- Mercier P
- Wang H
- Publication year
- Publication venue
- 2024 IEEE Biomedical Circuits and Systems Conference (BioCAS)
External Links
Snippet
High linearity phase interpolators (PIs) are becoming essential in advanced phase-locked loops (PLLs) targeting at extremely stringent jitter and spur specifications. This paper introduces a RC-based PI featuring self-centering interpolation (SCI) and buffer delay …
- 239000000872 buffer 0 title abstract description 37
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
- H03L7/0998—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator using phase interpolation
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/03—Astable circuits
- H03K3/0315—Ring oscillators
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/131—Digitally controlled
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/00019—Variable delay
- H03K2005/00058—Variable delay controlled by a digital setting
- H03K2005/00071—Variable delay controlled by a digital setting by adding capacitance as a load
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
- H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
- H03K5/156—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Narayanan et al. | A fractional-N sub-sampling PLL using a pipelined phase-interpolator with an FoM of-250 dB | |
| JP4093961B2 (en) | Phase lock loop circuit, delay lock loop circuit, timing generator, semiconductor test apparatus, and semiconductor integrated circuit | |
| Staszewski et al. | 1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS | |
| US8169243B2 (en) | Techniques for non-overlapping clock generation | |
| US8742815B2 (en) | Temperature-independent oscillators and delay elements | |
| JP2004312726A (en) | Frequency / phase locked loop clock synthesizer using all digital frequency detector and analog phase detector | |
| JP2019012992A (en) | Improved phase-locked loop | |
| Chuang et al. | A 0.5–5-GHz wide-range multiphase DLL with a calibrated charge pump | |
| US20120306552A1 (en) | Apparatus and system of implementation of digital phase interpolator with improved linearity | |
| Jakobsson et al. | A low-noise $ RC $-based phase interpolator in 16-nm CMOS | |
| JP2017143398A (en) | PLL circuit and electronic circuit | |
| JP2012114716A (en) | Tdc device and method of calibrating tdc | |
| CN108270434B (en) | Local oscillator fractional frequency divider and digital calibration method and circuit thereof | |
| US12095467B2 (en) | Compact digital delay locked loop | |
| Mohapatra et al. | Low-power process and temperature-invariant constant slope-and-swing ramp-based phase interpolator | |
| Jung et al. | All-digital process-variation-calibrated timing generator for ATE with 1.95-ps resolution and maximum 1.2-GHz test rate | |
| US11843388B2 (en) | Can transmitter | |
| Hsiao et al. | An 8-GHz to 10-GHz distributed DLL for multiphase clock generation | |
| Zhang et al. | A 1.2 GHz 5-bit RC-Based Phase Interpolator with High Linearity Achieved by Self-Centering Interpolation and Buffer Delay Matching | |
| Lee et al. | An 8-bit 1.24 mW sub-1ps DNL sub-1V supply inverter-based phase interpolator using a PVT-tracking adaptive-bias circuit | |
| Souri et al. | Two efficient dual-band and wide-band low-power DCO designs using current starving gates, DCV and reconfigurable Schmitt triggers in 180 nm | |
| Perktold et al. | A flexible 5 ps bin-width timing core for next generation high-energy-physics time-to-digital converter applications | |
| JP2002111455A (en) | Voltage reference circuit and semiconductor circuit device using the same | |
| Chiueh et al. | Design and implementation of a low-voltage fast-switching mixed-signal-controlled frequency synthesizer | |
| Buhr et al. | A 10 bit phase-interpolator-based digital-to-phase converter for accurate time synchronization in ethernet applications |