[go: up one dir, main page]

Nalamalpu et al., 2001 - Google Patents

Boosters for driving long on-chip interconnects: design issues, interconnect synthesis and comparison with repeaters

Nalamalpu et al., 2001

View PDF
Document ID
6863729907989313702
Author
Nalamalpu A
Burleson W
Publication year
Publication venue
Proceedings of the 2001 international symposium on Physical design

External Links

Snippet

Trends in CMOS technology and VLSI architectures are causing interconnect to play an increasing role in overall performance, power consumption and design effort. Traditionally, repeaters are used for driving long on-chip interconnects, however recent studies indicate …
Continue reading at websrv.cecs.uci.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
    • H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/16—Modifications for eliminating interference voltages or currents
    • H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
    • H03K17/162—Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit
    • H03K17/163—Soft switching
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/00019—Variable delay

Similar Documents

Publication Publication Date Title
Nalamalpu et al. Boosters for driving long on-chip interconnects: design issues, interconnect synthesis and comparison with repeaters
Wei et al. Design and optimization of low voltage high performance dual threshold CMOS circuits
Adler et al. Delay and power expressions for a CMOS inverter driving a resistive-capacitive load
Pangjun et al. Low-power clock distribution using multiple voltages and reduced swings
El-Moursy et al. Optimum wire sizing of RLC interconnect with repeaters
Xi et al. Buffer insertion and sizing under process variations for low power clock distribution
Kabbani et al. Estimation of ground bounce effects on CMOS circuits
Chen et al. Buffer delay change in the presence of power and ground noise
Nalamalpu et al. A practical approach to DSM repeater insertion: Satisfying delay constraints while minimizing area and power
Nalamalpu et al. Repeater insertion in deep sub-micron CMOS: ramp-based analytical model and placement sensitivity analysis
Vemuru et al. Variable-taper CMOS buffers
Iima et al. Capacitance coupling immune, transient sensitive accelerator for resistive interconnect signals of subquarter micron ULSI
Cha et al. An analytical model of simultaneous switching noise in CMOS systems
Kong et al. Charge recycling differential logic (CRDL) for low power application
Kaul et al. Performance optimization of critical nets through active shielding
Tang et al. On-chip/spl Delta/I noise in the power distribution networks of high speed CMOS integrated circuits
Kirolos et al. Expression of Concern: Accurate analytical delay modeling of CMOS clock buffers considering power supply variations
US20030080782A1 (en) Low threshold voltage silicon-on-insulator clock gates
Cha et al. A new analytic model of simultaneous switching noise in CMOS systems
Velenis et al. Buffer sizing for delay uncertainty induced by process variations
Elrabaa A new static differential CMOS logic with superior low power performance
Kang et al. Buffer sizing for minimum energy-delay product by using an approximating polynomial
Koshy et al. Low leakage and high performance tag comparator implemented in 180 nm CMOS technology
Maheshwari et al. Repeater and current-sensing hybrid circuits for on-chip interconnects
Sirisantana et al. Selectively clocked skewed logic (SCSL) low-power logic style for high-performance applications