[go: up one dir, main page]

Salgado et al., 2013 - Google Patents

Power and area efficient comb-based decimator for sigma-delta ADCs with high decimation factors

Salgado et al., 2013

View PDF
Document ID
6951174158134675149
Author
Salgado G
Dolecek G
de la Rosa J
Publication year
Publication venue
2013 IEEE international symposium on circuits and systems (ISCAS)

External Links

Snippet

This paper introduces a power and area efficient comb-based decimation structure, particularly suited for high values of decimation factors which are a power of two. The proposed topology has two stages, where the first stage is in a non-recursive form and the …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/06—Non-recursive filters
    • H03H17/0621—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing
    • H03H17/0635—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0223—Computation saving measures; Accelerating measures
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0283—Filters characterised by the filter structure
    • H03H17/0286—Combinations of filter structures
    • H03H17/0289—Digital and active filter structures
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H11/00—Networks using active elements
    • H03H11/02—Multiple-port networks
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/458—Analogue/digital converters using delta-sigma modulation as an intermediate step
    • H03M3/462—Details relating to the decimation process
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H19/00—Networks using time-varying elements, e.g. N-path filters
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/0003—Software-defined radio [SDR] systems, i.e. systems wherein components typically implemented in hardware, e.g. filters or modulators/demodulators, are implented using software, e.g. by involving an AD or DA conversion stage such that at least part of the signal processing is performed in the digital domain
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H7/00—Multiple-port networks comprising only passive electrical elements as network components

Similar Documents

Publication Publication Date Title
CN103166598B (en) Digital filter and collocation method, electronic equipment and wireless communication system
Dolecek et al. Novel droop-compensated comb decimation filter with improved alias rejections
JPH06244679A (en) Digital filter circuit
CN102025377B (en) Improved cascaded integral comb interpolation filter
Salgado et al. Power and area efficient comb-based decimator for sigma-delta ADCs with high decimation factors
CN111010146B (en) A Fast Filter Bank Based Signal Reconstruction Structure and Its Design Method
Salgado et al. Non-recursive comb-decimation filter with an improved alias rejection
Abu-Al-Saud et al. Efficient sample rate conversion for software radio systems
Chan et al. Design of constrained causal stable IIR filters using a new second-order-cone-programming-based model-reduction technique
Rahate et al. Decimator filter for hearing aid application based on FPGA
Mehra et al. FPGA-based design of high-speed CIC decimator for wireless applications
Saravanan et al. Design and implementation of efficient CIC filter structure for decimation
Gustafsson et al. Single filter frequency masking high-speed recursive digital filters
CN110474611B (en) Chopper preamplifier and design method thereof
Karnati et al. A power-efficient polyphase sharpened CIC filter for sigma-delta ADCs
Mehrnia et al. FIR filter design using optimal factoring: a walkthrough and summary of benefits
Seng-Pan et al. Improved switched-capacitor interpolators with reduced sample-and-hold effects
Dolecek et al. Low power non-recursive comb-based decimation filter design
Salgado et al. Low power two-stage comb decimation structures for high decimation factors
Mankani et al. Power and area optimization of decimation filter for application in Sigma Delta ADC
CN116915215B (en) Implementation method of high sampling rate variable cut-off frequency digital filter
CN120653177A (en) An optimized variable sampling rate implementation method based on FPGA
Mehra et al. Reconfigurable Area and Speed Efficient Interpolator Using DALUT Algorithm
Dolecek et al. On efficient non-recursive comb decimator structure for M= 3 n
Liu et al. Design of Digital Up-conversion Based on Inverse-sinc Compensation Algorithm