[go: up one dir, main page]

PHAM et al., 1991 - Google Patents

A CMOS cell compiler for a bit-mapping CAD system

PHAM et al., 1991

Document ID
6993725667892579648
Author
PHAM C
SHONO K
Publication year
Publication venue
IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences

External Links

Snippet

In this paper, the CMOS Cell Compiler (CCC) which was developed on our bit-mapping CAD is introduced. The CCC generates the physical layout for a logic cell from a functional description expressed by a set of Boolean equations. A CMOS digital LSI having up to 10 4 …
Continue reading at search.ieice.org (other versions)

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5068Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081Layout analysis, e.g. layout verification, design rule check
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5068Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072Floorplanning, e.g. partitioning, placement
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5009Computer-aided design using simulation
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5068Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077Routing
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5045Circuit design
    • G06F17/505Logic synthesis, e.g. technology mapping, optimisation
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10Complex mathematical operations
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored programme computers
    • G06F15/80Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06TIMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T11/002D [Two Dimensional] image generation
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00Indexing scheme relating to computer aided design [CAD]
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06TIMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T17/00Three dimensional [3D] modelling, e.g. data description of 3D objects
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06TIMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T7/00Image analysis

Similar Documents

Publication Publication Date Title
Doll et al. Iterative placement improvement by network flow methods
Williams Sticks-a graphical compiler for high level lsl design
US5097422A (en) Method and apparatus for designing integrated circuits
US5604680A (en) Virtual interface representation of hierarchical symbolic layouts
Foster et al. The design of special-purpose VLSI chips
US4377849A (en) Macro assembler process for automated circuit design
US7587699B2 (en) Automated system for designing and developing field programmable gate arrays
US4510616A (en) Design rule checking using serial neighborhood processors
Weste MULGA—An interactive symbolic layout system for the design of integrated circuits
Jamier et al. APOLLON, a data-path silicon compiler
US6077308A (en) Creating layout for integrated circuit structures
US6075934A (en) Method for optimizing contact pin placement in an integrated circuit
Gu et al. A structured approach for VLSI circuit design
Lopez et al. A dense gate matrix layout method for MOS VLSI
US6968524B2 (en) Method and apparatus to optimize an integrated circuit design using transistor folding
US20100095262A1 (en) Schematic Generation From Analog Netlists
Dutt et al. Design synthesis and silicon compilation
US6629300B1 (en) CAD system for an ASIC
PHAM et al. A CMOS cell compiler for a bit-mapping CAD system
Wolf et al. A novel analog module generator environment
Avenier Digitizing, layout, rule checking—The everyday tasks of chip designers
Dutton Stanford overview in VLSI research
Leung et al. A conceptual framework for ASIC design
Masud Universal AHPL—A language for VLSI design automation
US7181719B2 (en) Graphic acquisition method for placement of signal processing applications