[go: up one dir, main page]

Wu et al., 2012 - Google Patents

An OCP-AHB bus wrapper with built-in ICE support for SOC integration

Wu et al., 2012

Document ID
7257620795729725268
Author
Wu C
Huang F
Kuo K
Huang J
Publication year
Publication venue
Proceedings of Technical Program of 2012 VLSI Design, Automation and Test

External Links

Snippet

As the design of SoC is getting more and more complicated, the IPs (Intellectual Property) reuse ability increasing is the key issue to improve the time of the embedded systems development and integration. However, the different SoC design environment will affect the …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/16—Constructional details or arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements

Similar Documents

Publication Publication Date Title
US8286025B1 (en) Selection of port adapters for clock crossing boundaries
US7984336B2 (en) Method and system for storing data from a plurality of processors
CN102184148B (en) AT96 bus controller IP (internet protocol) core based on FPGA (field programmable gate array) and construction method thereof
US9798686B2 (en) Slave side bus arbitration
JP2011095978A (en) Bus system and bus control method
JP4853312B2 (en) Behavioral synthesis apparatus, method, and program having test bench generation function
Yang et al. A high-performance on-chip bus (MSBUS) design and verification
TW201816639A (en) FPGA-based system power estimation apparatus and method
US9367488B1 (en) System on a chip (SoC) RHBD structured ASIC
CN114371876B (en) Configuration circuit of register and integrated circuit chip
US20140156891A1 (en) Systems and methods for automatically generating master-slave latch structures with fully registered flow control
CN101156148A (en) System Performance Description Device
Wu et al. An OCP-AHB bus wrapper with built-in ICE support for SOC integration
GB2548387A (en) An apparatus and method for filtering transactions
US20150100759A1 (en) Pipelined finite state machine
US9442788B2 (en) Bus protocol checker, system on chip including the same, bus protocol checking method
CN116107950A (en) Data processing device, communication system, chip, board card and electronic equipment
JP2007293845A (en) Method and device for reading data from serial data source in parallel format
US7353297B2 (en) Handling of write transactions in a data processing apparatus
Sarekokku et al. Design and Implementation of APB Bridge based on AMBA AXI 4.0
US7769929B1 (en) Design tool selection and implementation of port adapters
Mroczek SoPC-based DMA for PCI Express DAQ cards
US20180181371A1 (en) Data throttling for high speed computing devices
US7409608B1 (en) Pseudo-random wait-state and pseudo-random latency components
Shrivastava et al. On-chip AMBA Bus Based Efficient Bridge between High Performance and Low Peripheral Devices