[go: up one dir, main page]

Miller et al., 2003 - Google Patents

An SIMD multiprocessor ring architecture for the LMS adaptive algorithm

Miller et al., 2003

Document ID
7349593555204661281
Author
Miller T
Alexander S
Faber L
Publication year
Publication venue
IEEE transactions on communications

External Links

Snippet

A new architecture for a single instruction stream, multiple data stream (SIMD) implementation of the LMS adaptive algorithm is investigated. This is denoted as a ring architecture, due to its physical configuration, and it effectively solves the latency problem …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/141—Discrete Fourier transforms
    • G06F17/142—Fast Fourier transforms, e.g. using a Cooley-Tukey type algorithm
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/147—Discrete orthonormal transforms, e.g. discrete cosine transform, discrete sine transform, and variations therefrom, e.g. modified discrete cosine transform, integer transforms approximating the discrete cosine transform
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/80—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/16—Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode

Similar Documents

Publication Publication Date Title
EP3566184B1 (en) Hardware node with position-dependent memories for neural network processing
Vishwanath et al. VLSI architectures for the discrete wavelet transform
US6754805B1 (en) Method and apparatus for configurable multi-cell digital signal processing employing global parallel configuration
Ipsen et al. Complexity of dense-linear-system solution on a multiprocessor ring
Ortega et al. The ijk forms of factorization methods II. Parallel systems
Miller et al. An SIMD multiprocessor ring architecture for the LMS adaptive algorithm
O'Leary et al. Assignment and scheduling in parallel matrix factorization
Hong et al. A hybrid approach for efficient dataflow computing
Antonescu et al. Multi-function scan circuit
Shinde Optimizing Parallel FIR Filter Architecture for Time-Sensitive Applications: A Design Approach for High-Throughput and Area Efficiency.
Proudler et al. Formal derivation of a systolic array for recursive least squares estimation
Gohberg et al. Timing analysis of a parallel algorithm for Toeplitz matrices on a MIMD parallel machine
US7447722B2 (en) Low latency computation in real time utilizing a DSP processor
Miller et al. An implementation of the LMS adaptive filter using an SIMD multiprocessor ring architecture
JP2002175283A (en) Systolic array type computing unit
KR20040041650A (en) Programmable array for efficient computation of convolutions in digital signal processing
EP1376380A1 (en) Procedure for computing the Choleski decomposition in a parallel multiprocessor system
Sanchez et al. Multiprocessor implementation models for adaptive algorithms
Lorente et al. Multichannel active noise control system using a GPU accelerator
Lo et al. Building a multi-fpga virtualized restricted boltzmann machine architecture using embedded mpi
Hermánek et al. Optimization of finite interval CMA implementation for FPGA
Aarts et al. Recursive bipartitioning of signal flow graphs for programmable video signal processors
Hu A forward angle recoding cordic algorithm and pipelined processor array structure for digital signal processing
Preethi et al. VLSI Implementation Of Multiplier Based Block LMS Adaptive Filter
Van den Bout A digital signal processor and programming system for parallel signal processing