[go: up one dir, main page]

Desai et al., 2000 - Google Patents

Itanium processor clock design

Desai et al., 2000

View PDF
Document ID
7342812405048609111
Author
Desai U
Tam S
Kim R
Zhang J
Rusu S
Publication year
Publication venue
Proceedings of the 2000 international symposium on Physical design

External Links

Snippet

ABSTRACT The Itanium processor is Intel's first 64-bit microprocessor [1] and features a highly parallel architecture fabricated using the 0.18 um process. This higher integration of features requires a significant silicon real estate and high clock loading. These factors …
Continue reading at dl.acm.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/00019—Variable delay
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Tam et al. Clock generation and distribution for the first IA-64 microprocessor
Kurd et al. A multigigahertz clocking scheme for the Pentium (R) 4 microprocessor
Kurd et al. Next generation intel core™ micro-architecture (Nehalem) clocking
US7010014B1 (en) Digital spread spectrum circuitry
US7719316B2 (en) Clock distribution network architecture for resonant-clocked systems
US6922111B2 (en) Adaptive frequency clock signal
Rusu et al. Clock generation and distribution for the first IA-64 microprocessor
US7751274B2 (en) Extended synchronized clock
US20010050585A1 (en) Digital delay line with synchronous control
JP4130006B2 (en) Semiconductor device
KR100887238B1 (en) Dynamic Clock Control System and Method in Pipeline System
JP2008136030A (en) Clock timing adjustment method and semiconductor integrated circuit
US5831459A (en) Method and system for adjusting a clock signal within electronic circuitry
Elboim et al. A clock-tuning circuit for system-on-chip
Desai et al. Itanium processor clock design
JP2002007322A (en) Phase adjustment control method and information processing apparatus
US7673267B1 (en) Method and apparatus for reducing jitter in an integrated circuit
WO2003038687A2 (en) Optimization of the design of a synchronous digital circuit
EP1323234A2 (en) Digital phase shifter
US20030234694A1 (en) Clock signal generation and distribution via ring oscillators
TWI388177B (en) Clock signal balancing circuit and method for balancing clock signal in ic layout
Chattopadhyay et al. Reference-based clock distribution architectures
US7627065B2 (en) Generating a clock crossing signal based on clock ratios
Van Toan et al. A GALS design based on multi-frequency clocking for digital switching noise reduction
EP1308862A1 (en) Optimization of the design of a synchronous digital circuit