[go: up one dir, main page]

Faldamis et al., 2014 - Google Patents

A low-latency asynchronous interconnection network with early arbitration resolution

Faldamis et al., 2014

View PDF
Document ID
7364067914007168388
Author
Faldamis G
Jiang W
Gill G
Nowick S
Publication year
Publication venue
2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)

External Links

Snippet

A new asynchronous arbitration node is introduced for use as a building block in an asynchronous interconnection network. The target network topology is a variant Mesh-of- Trees (MoT), combining a binary fan-out (ie routing) network and a binary fan-in (ie …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding through a switch fabric
    • H04L49/253—Connections establishment or release between ports
    • H04L49/254—Centralized controller, i.e. arbitration or scheduling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
    • G06F9/3869—Implementation aspects, e.g. pipeline latches; pipeline synchronisation and clocking
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Switching fabric construction
    • H04L49/109—Switching fabric construction integrated on microchip, e.g. switch-on-chip
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/50—Overload detection; Overload protection
    • H04L49/505—Corrective Measures, e.g. backpressure
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. local area networks [LAN], wide area networks [WAN]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/06—Deflection routing, e.g. hot-potato routing

Similar Documents

Publication Publication Date Title
Ghiribaldi et al. A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems
Horak et al. A low-overhead asynchronous interconnection network for GALS chip multiprocessors
Krishna et al. Breaking the on-chip latency barrier using SMART
Krishna et al. Smart: Single-cycle multihop traversals over a shared network on chip
Qian et al. A traffic-aware adaptive routing algorithm on a highly reconfigurable network-on-chip architecture
Ausavarungnirun et al. Design and evaluation of hierarchical rings with deflection routing
Chen et al. Reducing wire and energy overheads of the SMART NoC using a setup request network
Hassan et al. Centralized buffer router: A low latency, low power router for high radix nocs
Psarras et al. Networks-on-chip with double-data-rate links
Gilabert et al. Improved utilization of noc channel bandwidth by switch replication for cost-effective multi-processor systems-on-chip
Jiang et al. A lightweight early arbitration method for low-latency asynchronous 2d-mesh noc's
Imai et al. The synchronous vs. asynchronous NoC routers: an apple-to-apple comparison between synchronous and transition signaling asynchronous designs
Effiong et al. Distributed and dynamic shared-buffer router for high-performance interconnect
Nasirian et al. Low-latency power-efficient adaptive router design for network-on-chip
Lu et al. Design of interlock-free combined allocators for networks-on-chip
Kasapaki et al. Router designs for an asynchronous time-division-multiplexed network-on-chip
Faldamis et al. A low-latency asynchronous interconnection network with early arbitration resolution
Gill et al. A low-latency adaptive asynchronous interconnection network using bi-modal router nodes
Song et al. Asynchronous spatial division multiplexing router
Rahmati et al. A method for calculating hard qos guarantees for networks-on-chip
Lee et al. TornadoNoC: A lightweight and scalable on-chip network architecture for the many-core era
Jain et al. Asynchronous bypass channels: Improving performance for multi-synchronous nocs
Chi et al. Design and implementation of a routing switch for on-chip interconnection networks
Peh et al. On-chip networks for multicore systems
Zhu et al. BiLink: A high performance NoC router architecture using bi-directional link with double data rate