McCormick et al., 1991 - Google Patents
Waveform moment methods for improved interconnection analysisMcCormick et al., 1991
View PDF- Document ID
- 7565240366317164986
- Author
- McCormick S
- Allen J
- Publication year
- Publication venue
- Proceedings of the 27th ACM/IEEE Design Automation Conference
External Links
Snippet
This paper describes a circuit analysis program aimed at quickly solving linear interconnection circuits with inductance and coupling. It computes circuit responses to varying degrees of detail, varying from a simple Elmore delay to a good waveform estimate …
- 238000004458 analytical method 0 title description 11
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
- G06F17/5031—Timing analysis
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/504—Formal methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5018—Computer-aided design using simulation using finite difference methods or finite element methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5077—Routing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/70—Fault tolerant, i.e. transient fault suppression
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/74—Symbolic schematics
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/82—Noise analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/04—CAD in a network environment
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06G—ANALOGUE COMPUTERS
- G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
- G06G7/12—Arrangements for performing computing operations, e.g. operational amplifiers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Vittal et al. | Crosstalk in VLSI interconnections | |
| Kim et al. | Time-domain macromodels for VLSI interconnect analysis | |
| Qian et al. | Modeling the" Effective capacitance" for the RC interconnect of CMOS gates | |
| Devgan | Efficient coupled noise estimation for on-chip interconnects | |
| Chawla et al. | MOTIS-An MOS timing simulator | |
| Brocco et al. | Macromodeling CMOS circuits for timing simulation | |
| US6480816B1 (en) | Circuit simulation using dynamic partitioning and on-demand evaluation | |
| McCormick et al. | Waveform moment methods for improved interconnection analysis | |
| Cao et al. | HiPRIME: hierarchical and passivity reserved interconnect macromodeling engine for RLKC power delivery | |
| Kashyap et al. | An" effective" capacitance based delay metric for RC interconnect | |
| Tehrani et al. | Deep sub-micron static timing analysis in presence of crosstalk | |
| US20060111884A1 (en) | Electrical isomorphism | |
| Dartu et al. | TETA: Transistor-level engine for timing analysis | |
| US6532569B1 (en) | Classification of the variables in a system of simultaneous equations described by hardware description languages | |
| Kahng et al. | New efficient algorithms for computing effective capacitance | |
| Lin et al. | A Hierarchical Timing Simulation Model. | |
| El Tahawy et al. | VHD/sub e/LDO: A new mixed mode simulation | |
| Feldmann et al. | Interconnect-delay computation and signal-integrity verification using the SyMPVL algorithm | |
| Chen et al. | Relaxation-based transient sensitivity computations for MOSFET circuits | |
| Kim et al. | AWE macromodels of VLSI interconnect for circuit simulation | |
| Chadha et al. | M/sup 3/-a multilevel mixed-mode mixed A/D simulator | |
| Stievano et al. | Behavioral modeling of digital IC input and output ports | |
| Meise et al. | A SystemC based case study of a sensor application using the BeCom modeling methodology for virtual prototyping | |
| Liao | Scattering parameter based macromodel for transient analysis of interconnect networks with nonlinear terminations | |
| Karkowski | Performance driven synthesis of digital systems |