[go: up one dir, main page]

Xuan et al., 2013 - Google Patents

SEU hardened flip-flop based on dynamic logic

Xuan et al., 2013

Document ID
7871187968794552929
Author
Xuan S
Li N
Tong J
Publication year
Publication venue
IEEE Transactions on Nuclear Science

External Links

Snippet

A conventional master-slave flip-flop is very sensitive to particle strike that causes an SEU. When the clock is high, an SEU may upset the logic state of the master latch resulting in a faulty output of this flip-flop, and the erroneous value will also be locked in the slave latch …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2215—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test error correction or detection circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning

Similar Documents

Publication Publication Date Title
Xuan et al. SEU hardened flip-flop based on dynamic logic
She et al. SEU tolerant latch based on error detection
Nicolaidis Design for soft error mitigation
She et al. SEU tolerant memory using error correction code
Wang et al. An SEU-tolerant DICE latch design with feedback transistors
Veeravalli et al. An infrastructure for accurate characterization of single-event transients in digital circuits
Lin et al. Soft-error hardening designs of nanoscale CMOS latches
Shirinzadeh et al. A novel soft error hardened latch design in 90nm CMOS
Huemer et al. Identification and confinement of fault sensitivity windows in qdi logic
She et al. Notice of Violation of IEEE Publication Principles: Selective Triple Modular Redundancy for Single Event Upset (SEU) Mitigation
Lin et al. A low-cost radiation hardened flip-flop
She et al. SET tolerant dynamic logic
Eftaxiopoulos et al. Low leakage radiation tolerant CAM/TCAM cell
Maharrey et al. Dual-interlocked logic for single-event transient mitigation
Palframan et al. Time redundant parity for low-cost transient error detection
Lin et al. SETTOFF: A fault tolerant flip-flop for building cost-efficient reliable systems
Veeravalli et al. Architecture and design analysis of a digital single-event transient/upset measurement chip
Katsarou et al. Soft error immune latch under SEU related double-node charge collection
Krstic et al. Cross-Layer Digital Design Flow for Space Applications
Lin et al. A cost-efficient self-checking register architecture for radiation hardened designs
Katkoori et al. Partial evaluation based triple modular redundancy for single event upset mitigation
Jang et al. A soft-error-tolerant asynchronous microcontroller
Clark et al. Methodical design approaches to radiation effects analysis and mitigation in flip-flop circuits
She et al. Tunable SEU-tolerant latch
Reviriego et al. An efficient technique to protect serial shift registers against soft errors