Cao et al., 2011 - Google Patents
Design of high-order extrapolated impulse response FIR filters with signed powers-of-two coefficientsCao et al., 2011
View PDF- Document ID
- 8091175947549387260
- Author
- Cao Y
- Wang K
- Pei W
- Liu Y
- Zhang Y
- Publication year
- Publication venue
- Circuits, Systems, and Signal Processing
External Links
Snippet
Expensive multiplication operations can be replaced by simpler additions and hardwired shifters so as to reduce power consumption and area size, if the coefficients of a digital filter are signed power-of-two (SPT). As a consequence, FIR digital filters with SPT coefficients …
- 241001442055 Vipera berus 0 abstract description 44
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0248—Filters characterised by a particular frequency response or filtering method
- H03H17/0264—Filter sets with mutual related characteristics
- H03H17/0266—Filter banks
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0211—Frequency selective networks using specific transformation algorithms, e.g. WALSH functions, Fermat transforms, Mersenne transforms, polynomial transforms, Hilbert transforms
- H03H17/0213—Frequency domain filters using Fourier transforms
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/06—Non-recursive filters
- H03H17/0621—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing
- H03H17/0635—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0223—Computation saving measures; Accelerating measures
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0283—Filters characterised by the filter structure
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/141—Discrete Fourier transforms
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/147—Discrete orthonormal transforms, e.g. discrete cosine transform, discrete sine transform, and variations therefrom, e.g. modified discrete cosine transform, integer transforms approximating the discrete cosine transform
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/04—Recursive filters
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H2017/0072—Theoretical filter design
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Xu et al. | Design of low-complexity FIR filters based on signed-powers-of-two coefficients with reusable common subexpressions | |
| Aktan et al. | An algorithm for the design of low-power hardware-efficient FIR filters | |
| Hsiao et al. | Low-cost FIR filter designs based on faithfully rounded truncated multiple constant multiplication/accumulation | |
| Moulin et al. | Theory and design of signal-adapted FIR paraunitary filter banks | |
| Mahesh et al. | Coefficient decimation approach for realizing reconfigurable finite impulse response filters | |
| Chung et al. | Pipelined lattice and wave digital recursive filters | |
| Chen et al. | A new cost-aware sensitivity-driven algorithm for the design of FIR filters | |
| US9705476B2 (en) | Optimal factoring of FIR filters | |
| Cao et al. | Design of high-order extrapolated impulse response FIR filters with signed powers-of-two coefficients | |
| Agrawal et al. | Two‐channel quadrature mirror filter bank: an overview | |
| Mehrnia et al. | Optimal factoring of FIR filters | |
| Kehtarnavaz et al. | FPGA implementation made easy for applied digital signal processing courses | |
| Park et al. | Design of signed powers-of-two coefficient perfect reconstruction QMF Bank using CORDIC algorithms | |
| Gustafsson et al. | Design of linear-phase FIR filters combining subexpression sharing with MILP | |
| Bartolo et al. | An efficient method of FIR filtering based on impulse response rounding | |
| JP5126366B2 (en) | Filter device | |
| Lian | A modified frequency-response masking structure for high-speed FPGA implementation of sharp FIR filters | |
| Gawande et al. | Design, implementation and analysis of power efficient polyphase multirate filters | |
| Raj et al. | A paradigm of distributed arithmetic (DA) approaches for digital FIR filter | |
| Shaterian et al. | DTMF detection with Goertzel algorithm using FPGA, a resource sharing approach | |
| Aksoy et al. | ECHO: A novel method for the multiplierless design of constant array vector multiplication | |
| Zode et al. | Power and area-efficient digital filters for communication applications | |
| Tecpanecatl-Xihuitl et al. | Efficient mutliplierless polyphase fir filter based on new distributed arithmetic architecture | |
| Mehra et al. | FPGA based Speed Efficient Decimator using Distributed Arithmetic Algorithm | |
| DeBrunner et al. | Using entropy to build efficient FIR digital filters |