[go: up one dir, main page]

Yunus et al., 2012 - Google Patents

Reliability performance of shuffle exchange omega network

Yunus et al., 2012

View PDF
Document ID
8136838622145564341
Author
Yunus N
Othman M
Publication year
Publication venue
2012 International Symposium on Telecommunication Technologies

External Links

Snippet

Multistage Interconnection Networks (MINs) are design to provide an effective communication in switching. In optical MIN, optical signal are routed through the connecting path by electronically controlled switching element using directional coupler. Shuffle …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356—Indirect interconnection networks
    • G06F15/17368—Indirect interconnection networks non hierarchical topologies
    • G06F15/17381—Two dimensional, e.g. mesh, torus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
    • G06F11/2023—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant details of failing over
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17337—Direct connection machines, e.g. completely connected computers, point to point communication networks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17306—Intercommunication techniques
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers

Similar Documents

Publication Publication Date Title
US9880972B2 (en) Computer subsystem and computer system with composite nodes in an interconnection structure
Gunawan Reliability analysis of shuffle-exchange network systems
Md Yunus et al. Reliability review of interconnection networks
Yunus et al. Reliability evaluation for shuffle exchange interconnection network
Rajkumar et al. Reliable multistage interconnection network design
Yunus et al. Reliability evaluation and routing integration in shuffle exchange omega network
Yunus et al. Shuffle Exchange Network in Multistage InterconnectionNetwork: A Review and Challenges
Yunus et al. Reliability performance of shuffle exchange omega network
Prakash et al. Design and reliability analysis of fault-tolerant shuffle exchange gamma logical neighborhood interconnection network.
Bhardwaj A new fault tolerant routing algorithm for advance irregular augmented shuffle exchange network
Bhardwaj A new fault tolerant routing algorithm for IASEN-2
Yunus et al. Empirical analysis of terminal reliability in multistage interconnection networks
Gupta et al. Terminal reliability assessment and comparision of new SEN-MIN: Critical component in power systems generation
Dai et al. OpTree: An efficient algorithm for all-gather operation in optical interconnect systems
FARD et al. Terminal reliability improvement of shuffle-exchange network systems
Goyal et al. Multi-source multi-terminal reliability evaluation of interconnection networks
Bhardwaj et al. A new fault tolerant routing algorithm for advance irregular alpha multistage interconnection network
CN107370652B (en) A kind of computer node dynamic interconnection platform and platform networking method
Gupta et al. Effect of Different Connection Patterns of MUX and DEMUX on Terminal Reliability and Routing Scheme of Gamma-Minus MIN
Yunus et al. Number of stage implication towards multistage interconnection network reliability
CN105207823B (en) A kind of network topology structure
Gunawan Performance analysis of a multistage interconnection network system based on a minimum cut set method
Kochar et al. nD-RAPID: a multidimensional scalable fault-tolerant optoelectronic interconnection for high-performance computing systems
Soni et al. Behavior analysis of omega network using multi-layer multi-stage interconnection network
Fard et al. Multistage interconnection networks reliability