Zoschke et al., 2014 - Google Patents
Capping technologies for wafer level MEMS packaging based on permanent and temporary wafer bondingZoschke et al., 2014
- Document ID
- 8171580689150056056
- Author
- Zoschke K
- Wilke M
- Wegner M
- Kaletta K
- Manier C
- Oppermann H
- Wietstruck M
- Tillack B
- Kaynak M
- Lang K
- Publication year
- Publication venue
- 2014 IEEE 64th Electronic Components and Technology Conference (ECTC)
External Links
Snippet
This paper describes techniques for the miniaturized, low-cost wafer level chip-scale packaging of MEMS based system in packages (SiPs). The approaches comprise permanent bonding of cap structures using adhesives or solder onto a passive or active …
- 238000004806 packaging method and process 0 title abstract description 19
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/146—Mixed devices
- H01L2924/1461—MEMS
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
- H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
- H01L2924/18162—Exposing the passive side of the semiconductor or solid-state body of a chip with build-up interconnect
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9776856B2 (en) | Vacuum sealed MEMS and CMOS package | |
| US8698292B2 (en) | Environment-resistant module, micropackage and methods of manufacturing same | |
| EP1962344B1 (en) | Electronic device packages and methods of formation | |
| EP3208231B1 (en) | Method of fabrication of ai/ge bonding in a wafer packaging environment | |
| Zoschke et al. | Hermetic wafer level packaging of MEMS components using through silicon via and wafer to wafer bonding technologies | |
| CN104303262B (en) | Process for Hermetic MEMS Devices Parts of which Are Exposed to the Environment | |
| US8017435B2 (en) | Method for packaging electronic devices and integrated circuits | |
| EP1884994B1 (en) | Semiconductor device and method of manufacturing the same | |
| US10266392B2 (en) | Environment-resistant module, micropackage and methods of manufacturing same | |
| US8597985B1 (en) | MEMS packaging with etching and thinning of lid wafer to form lids and expose device wafer bond pads | |
| CN102479766A (en) | Manufacturing method of semiconductor device, substrate perforation process and its structure | |
| Zoschke et al. | Capping technologies for wafer level MEMS packaging based on permanent and temporary wafer bonding | |
| Zoschke et al. | Application of TSV integration and wafer bonding technologies for hermetic wafer level packaging of MEMS components for miniaturized timing devices | |
| US20160229687A1 (en) | Chip package and fabrication method thereof | |
| Zoschke et al. | Cap fabrication and transfer bonding technology for hermetic and quasi hermetic wafer level MEMS packaging | |
| US9718674B2 (en) | Thin capping for MEMS devices | |
| CN115196583B (en) | A fan-out packaging structure and packaging method for a MEMS sensor chip and an ASIC chip | |
| Lee et al. | A cavity chip interconnection technology for thick MEMS chip integration in MEMS-LSI multichip module | |
| US20090181500A1 (en) | Fabrication of Compact Semiconductor Packages | |
| Manier et al. | Wafer level packaging of MEMS and 3D integration with CMOS for fabrication of timing microsystems | |
| US10280076B2 (en) | Semiconductor structure and manufacturing method thereof | |
| Kuisma et al. | Fan-out wafer-level packaging as packaging technology for MEMS | |
| Manier et al. | Wafer level packaging for hermetical encapsulation of MEMS resonators | |
| Zoschke et al. | Technologies for Wafer Level MEMS Capping based on Permanent and Temporary Wafer Bonding | |
| Theuss et al. | Three-dimensional integration of MEMS |