[go: up one dir, main page]

Mondal et al., 2020 - Google Patents

Current comparator-based reconfigurable adder and multiplier on hybrid memristive crossbar

Mondal et al., 2020

Document ID
8325313892296070485
Author
Mondal M
Sur-Kolay S
Bhattacharya B
Publication year
Publication venue
2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)

External Links

Snippet

Memristors have shown significant promise both in logic synthesis and memory-subsystem design. A 2D-crossbar of memristors can be used to store multi-valued memory states by utilizing the analog variation of current-induced resistance through memristor cells. The …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/12—Computer systems based on biological models using genetic models
    • G06N3/126—Genetic algorithms, i.e. information processing using digital simulations of the genetic system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N99/00—Subject matter not provided for in other groups of this subclass

Similar Documents

Publication Publication Date Title
Salamat et al. Rnsnet: In-memory neural network acceleration using residue number system
Jaiswal et al. 8T SRAM cell as a multibit dot-product engine for beyond von Neumann computing
Le Gallo et al. Mixed-precision in-memory computing
Lehtonen et al. Implication logic synthesis methods for memristors
Shanbhag et al. Benchmarking in-memory computing architectures
CN108780492A (en) analog coprocessor
US20210064379A1 (en) Refactoring MAC Computations for Reduced Programming Steps
Yan et al. iCELIA: A full-stack framework for STT-MRAM-based deep learning acceleration
CN110729011A (en) In-Memory Computing Device for Neural-Like Networks
Liu et al. SME: ReRAM-based sparse-multiplication-engine to squeeze-out bit sparsity of neural network
Kwon et al. Reconfigurable neuromorphic computing block through integration of flash synapse arrays and super-steep neurons
US9933998B2 (en) Methods and apparatuses for performing multiplication
Yon et al. Exploiting non-idealities of resistive switching memories for efficient machine learning
Wu et al. ReRAM crossbar-based analog computing architecture for naive bayesian engine
Wang et al. A balanced CMOS compatible ternary memristor-NMOS logic family and its application
Park et al. Reliable domain‐specific exclusive logic gates using reconfigurable sequential logic based on antiparallel bipolar memristors
Rai et al. Perspectives on emerging computation-in-memory paradigms
Liu et al. A unified framework for training, mapping and simulation of ReRAM-based convolutional neural network acceleration
Mondal et al. Current comparator-based reconfigurable adder and multiplier on hybrid memristive crossbar
US9965251B2 (en) Crossbar arithmetic and summation processor
TWI844108B (en) Integrated circuit and operation method
Zhang et al. Xma2: A crossbar-aware multi-task adaption framework via 2-tier masks
CN118036682A (en) Method, device, equipment and medium for implementing in-memory calculation of addition neural network
CN113222131B (en) A Synaptic Array Circuit with Signed Weight Coefficient Based on 1T1R
Guo et al. An emerging NVM CIM accelerator with shared-path transpose read and bit-interleaving weight storage for efficient on-chip training in edge devices