Meesa et al., 2024 - Google Patents
Design and Implementing a PCI Express Serdes Block Using HDLMeesa et al., 2024
- Document ID
- 8339240210666940321
- Author
- Meesa R
- Surekha G
- Publication year
- Publication venue
- International Conference on Broadband Communications, Networks and Systems
External Links
Snippet
This paper introduces a proposal for implementing the Physical Link Layer of PCI Express in accordance with PCI Express 2.0 standards. PCI Express, a high-performance, point-to-point communication protocol, has revolutionized the world of data transfer by offering exceptional …
- 238000013461 design 0 title abstract description 11
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
- G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4009—Coupling between buses with data restructuring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/382—Information transfer, e.g. on bus using universal interface adapter
- G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
- G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/16—Constructional details or arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
- H04L25/14—Channel dividing arrangements in which a single bit stream is divided between several baseband channels and reassembled at the receiver
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/45—Transmitting circuits; Receiving circuits using electronic distributors
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP3779762B1 (en) | Secure communications over computer buses | |
| JP6251806B2 (en) | Apparatus, method, program, system, and computer-readable storage medium | |
| EP3719659B1 (en) | A method, apparatus and system for measuring latency in a physical unit of a circuit | |
| CN100468373C (en) | Method for transmitting and receiving network protocol compliant signaling packets via platform bus | |
| CN109643297B (en) | Control Path for Voltage Modulation | |
| US7339995B2 (en) | Receiver symbol alignment for a serial point to point link | |
| CN114253889A (en) | Approximate data bus inversion techniques for delay sensitive applications | |
| CN109933554A (en) | An NVMe hard disk expansion device based on GPU server | |
| CN201878182U (en) | Field programmable gate array (FPGA)-based bus communication system | |
| EP1275049B1 (en) | Modular computer system | |
| Slogsnat et al. | A versatile, low latency HyperTransport core | |
| CN102799558A (en) | RS422 communication module based on CPCI bus | |
| Meesa et al. | Design and Implementing a PCI Express Serdes Block Using HDL | |
| CN116561036B (en) | Data access control method, device, equipment and storage medium | |
| Dhawan | Introduction to PCI Express-a new high speed serial data bus | |
| CN111027103A (en) | Chip detection method and device based on register fuzzy configuration and storage equipment | |
| Dwivedi et al. | USB 2.0 transceiver macrocell interface implementation on xilinx vivado | |
| Prasad et al. | Design and verification of phy interface for pcie gen 3.0 and usb gen 3.1 using UVM methodology | |
| Wang | A Study of Advances in Asynchronous FIFO Design | |
| Rathore et al. | A new approach to improve reliability in UART using checksum algorithm | |
| Lakshmi et al. | Implementation of Physical Coding Sublayer of PCIE 3.0 | |
| JP2019192287A (en) | Apparatus, method, program, system, and computer readable storage medium | |
| Malviya et al. | Mini Interconnect IC Protocol and Camera Command Set Controller for Camera Communication in Mobile Phones | |
| Nanda et al. | Analysis and Design of Ethernet to HDMI Gateway Using Xilinx Vivado | |
| Radha et al. | An Implementation of Serial Interface Engine with Transceiver using Verilog HDL |