[go: up one dir, main page]

Gay-Bellile et al., 2002 - Google Patents

A reconfigurable superimposed 2D-mesh array for channel equalization

Gay-Bellile et al., 2002

Document ID
8417670184505534155
Author
Gay-Bellile O
Marchal X
Burns G
Vaidyanathan K
Publication year
Publication venue
2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No. 02CH37353)

External Links

Snippet

In this paper we present a scalable and reconfigurable mesh array of programmable processing elements. It has been designed to implement multi-standard channel estimation and equalization algorithms for digital television broadcast applications. It particularly …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L2025/03433—Arrangements for removing intersymbol interference characterised by equaliser structure
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L2025/03592—Adaptation methods
    • H04L2025/03598—Algorithms
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/26—Systems using multi-frequency codes
    • H04L27/2601—Multicarrier modulation systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/141—Discrete Fourier transforms
    • G06F17/142—Fast Fourier transforms, e.g. using a Cooley-Tukey type algorithm
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/80—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/147—Discrete orthonormal transforms, e.g. discrete cosine transform, discrete sine transform, and variations therefrom, e.g. modified discrete cosine transform, integer transforms approximating the discrete cosine transform
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks

Similar Documents

Publication Publication Date Title
US6122703A (en) Generalized fourier transform processing system
KR100923892B1 (en) Fast fourier transform twiddle multiplication
KR100958231B1 (en) Fast fourier transform processing in an ofdm system
KR101330059B1 (en) Programmable digital signal processor having a clustered simd microarchitecture including a complex short multiplier and an independent vector load unit
US9647731B2 (en) Reconfigurable network on a chip (NoC) radio through reduced instruction set computer (RISC) agents by overwriting program store for different phases of demodulation
JP5984122B2 (en) Adaptive equalizer
US7184468B2 (en) Method and system for implementing a conditional one's complement of partial address
CN101553808A (en) Pipeline FFT architecture and method
US7660840B2 (en) Method, system, and computer program product for executing SIMD instruction for flexible FFT butterfly
Heysters et al. Mapping of DSP algorithms on the MONTIUM architecture
Gay-Bellile et al. A reconfigurable superimposed 2D-mesh array for channel equalization
US20040003201A1 (en) Division on an array processor
Jafri et al. High-throughput and area-efficient rotated and cyclic Q delayed constellations demapper for future wireless standards
Yang et al. Software-defined DVT-T2 demodulator using scalable DSP processors
US7676533B2 (en) System for executing SIMD instruction for real/complex FFT conversion
Grayver et al. A reconfigurable 8 GOP ASIC architecture for high-speed data communications
KR20040041650A (en) Programmable array for efficient computation of convolutions in digital signal processing
KR100576520B1 (en) Variable Fast Fourier Transform Processor Using Iterative Arithmetic
Li et al. Hardware implementation of single-carrier time-domain turbo equalization for severe multipath acoustic communication channels
Burns et al. Array processing for channel equalization
Eberli et al. An IEEE 802.11 a baseband receiver implementation on an application specific processor
Azar et al. CERA: a channel estimation reconfigurable architecture
Sima et al. Embedded reconfigurable solution for OFDM detection over fast fading radio channels
Camarda et al. Towards a reconfigurable FFT: application to digital communication systems
Cupaiuolo et al. Software implementation of the IEEE 802.11 a/p physical layer