Fujiki et al., 2014 - Google Patents
Microelectromechanical relay and logic circuit design for zero crowbar currentFujiki et al., 2014
View PDF- Document ID
- 8632454487677997999
- Author
- Fujiki J
- Xu N
- Hutin L
- Chen I
- Qian C
- Liu T
- Publication year
- Publication venue
- IEEE Transactions on Electron Devices
External Links
Snippet
A compact microelectromechanical (MEM) switch design and associated family of logic gates, memory cells, and other basic very-large-scale integration (VLSI) digital circuit sub blocks are proposed to ensure zero crowbar current in addition to zero leakage current while …
- 238000000034 method 0 abstract description 15
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01H—ELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
- H01H59/00—Electrostatic relays; Electro-adhesion relays
- H01H59/0009—Electrostatic relays; Electro-adhesion relays making use of micromechanics
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01H—ELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
- H01H1/00—Contacts
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/01—Details
- H03K3/012—Modifications of generator to improve response time or to decrease power consumption
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Pott et al. | Mechanical computing redux: Relays for integrated circuit applications | |
| US8044442B2 (en) | Metal-insulator-metal (MIM) switching devices | |
| Spencer et al. | Demonstration of integrated micro-electro-mechanical relay circuits for VLSI applications | |
| US12278070B2 (en) | Electromechanical power switch integrated circuits and devices and methods thereof | |
| Pott et al. | The shuttle nanoelectromechanical nonvolatile memory | |
| Chong et al. | Nanoelectromechanical (NEM) relays integrated with CMOS SRAM for improved stability and low leakage | |
| Kim et al. | Nonvolatile nanoelectromechanical memory switches for low-power and high-speed field-programmable gate arrays | |
| Jooq et al. | A new design paradigm for auto-nonvolatile ternary SRAMs using ferroelectric CNTFETs: From device to array architecture | |
| Qin et al. | Performance analysis of nanoelectromechanical relay-based field-programmable gate arrays | |
| Fujiki et al. | Microelectromechanical relay and logic circuit design for zero crowbar current | |
| US9520182B2 (en) | Memory elements with relay devices | |
| Zhou et al. | Low power FPGA design using hybrid CMOS-NEMS approach | |
| Jeon et al. | Seesaw relay logic and memory circuits | |
| Liu et al. | NEM relay design for compact, ultra-low-power digital logic circuits | |
| Fujita et al. | 3-d nanoarchitectures with carbon nanotube mechanical switches for future on-chip network beyond cmos architecture | |
| US8441038B1 (en) | Nano relay with floating bridge | |
| Chen et al. | Nanomechanical switch designs to overcome the surface adhesion energy limit | |
| Ko et al. | Scaling trends of monolithic 3-D complementary metal–oxide–semiconductor nanoelectromechanical reconfigurable logic circuits | |
| Baek et al. | Tri-state nanoelectromechanical memory switches for the implementation of a high-impedance state | |
| Smith et al. | Multi-gate in-plane actuated NEMS relays for effective complementary logic gate designs | |
| Lee et al. | Switching voltage analysis of nanoelectromechanical memory switches for monolithic 3-D CMOS-NEM hybrid reconfigurable logic circuits | |
| Tatum et al. | Design technology co-optimization for back-end-of-line nonvolatile NEM switch arrays | |
| Wang et al. | High-temperature (> 500° C) reconfigurable computing using silicon carbide NEMS switches | |
| Galisultanov et al. | Compact MEMS modeling to design full adder in Capacitive Adiabatic Logic | |
| Munoz-Gamarra et al. | NEMS switches for ultra-low-power digital logic: Challenges and opportunities |