Gardner, 2002 - Google Patents
Frequency granularity in digital phaselock loopsGardner, 2002
- Document ID
- 8640541068630454998
- Author
- Gardner F
- Publication year
- Publication venue
- IEEE transactions on communications
External Links
Snippet
The frequency of a digital phaselock loop (DPLL) is necessarily quantized. Feedback around the quantizing nonlinearity leads to a steady-state limit cycle. Properties of the limit cycle were obtained by computer simulation, and are reported here. Empirical formulas for …
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B19/00—Generation of oscillations by non-regenerative frequency multiplication or division of a signal from a separate source
- H03B19/16—Generation of oscillations by non-regenerative frequency multiplication or division of a signal from a separate source using uncontrolled rectifying devices, e.g. rectifying diodes or Schottky diodes
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Gardner | Frequency granularity in digital phaselock loops | |
| Da Dalt | A design-oriented study of the nonlinear dynamics of digital bang-bang PLLs | |
| Lee | Analysis of jitter in phase-locked loops | |
| Da Dalt | Linearized analysis of a digital bang-bang PLL and its validity limits applied to jitter transfer and jitter generation | |
| JP3805820B2 (en) | Method and apparatus for a frequency detection circuit for use in a phase locked loop | |
| US6642800B2 (en) | Spurious-free fractional-N frequency synthesizer with multi-phase network circuit | |
| Zhuang et al. | A low-power all-digital PLL architecture based on phase prediction | |
| CN107769771B (en) | Phase-locked loop | |
| US6538516B2 (en) | System and method for synchronizing multiple phase-lock loops or other synchronizable oscillators without using a master clock signal | |
| US12191866B2 (en) | Linear prediction to suppress spurs in a digital phase-locked loop | |
| Żółtowski | Some advances and refinements in digital phase-locked loops (DPLLs) | |
| US7664166B2 (en) | Pleisiochronous repeater system and components thereof | |
| Vamvakos et al. | Discrete-time, linear periodically time-variant phase-locked loop model for jitter analysis | |
| Holmes et al. | A second-order all-digital phase-locked loop | |
| Perišić et al. | Time recursive frequency locked loop for the tracking applications | |
| Tertinek et al. | Statistical analysis of first-order bang-bang phase-locked loops using sign-dependent random-walk theory | |
| US6271702B1 (en) | Clock circuit for generating a delay | |
| Bueno et al. | Modeling and filtering double-frequency jitter in one-way master–slave chain networks | |
| Rohail et al. | A Tutorial on Frequency Stability Fundamentals | |
| CN101060330B (en) | A broken number frequency division synthesizer | |
| Casha et al. | Analysis of the spur characteristics of edge-combining DLL-based frequency multipliers | |
| Al-Ibrahim et al. | Digital sinusoidal oscillator with low and uniform frequency spacing | |
| Efstathiou et al. | High speed frequency synthesizer based on PLL | |
| Milotti | Amplitude to phase noise conversion in electronic circuits | |
| Pavljasevic et al. | Synchronization to utility network signals containing a high level of disturbances |