[go: up one dir, main page]

Barba et al., 2012 - Google Patents

A comprehensive integration infrastructure for embedded system design

Barba et al., 2012

View PDF
Document ID
8903052051508148348
Author
Barba J
Rincón F
Moya F
Dondo J
López J
Publication year
Publication venue
Microprocessors and Microsystems

External Links

Snippet

A System-on-a-Chip (SoC) is the most successful example of how the evolution of the chip integration technology allows the manufacture of complex embedded systems. However, the bulk of the design effort, to efficiently combine the HW and SW components in a SoC, still …
Continue reading at uclm-arco.github.io (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/54—Interprogramme communication; Intertask communication
    • G06F9/541—Interprogramme communication; Intertask communication via adapters, e.g. between incompatible applications
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/44—Arrangements for executing specific programmes
    • G06F9/455—Emulation; Software simulation, i.e. virtualisation or emulation of application or operating system execution engines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/30—Creation or generation of source code
    • G06F8/36—Software reuse
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G06F11/362—Software debugging
    • G06F11/3636—Software debugging by tracing the execution of the program
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformations of program code
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/86—Hardware-Software co-design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units

Similar Documents

Publication Publication Date Title
Barba et al. A comprehensive integration infrastructure for embedded system design
EP1065611A2 (en) A design environment for hardware/software co-design
Piscitelli et al. A Signature‐Based Power Model for MPSoC on FPGA
Yoo et al. Hardware/software cosimulation from interface perspective
Paolucci et al. EURETILE 2010-2012 summary: first three years of activity of the European Reference Tiled Experiment
Haase et al. Unlocking the potential of RISC-V heterogeneous MPSoC: a PANACA-based approach to simulation and modeling
Cesario et al. Object-based hardware/software component interconnection model for interface design in system-on-a-chip circuits
Lantreibecq et al. Model checking and co-simulation of a dynamic task dispatcher circuit using CADP
Oueslati et al. System based interference analysis in Capella
Kautz et al. Methodology for an early exploration of embedded systems using portable test and stimulus standard
de la Fuente et al. Synthesis of simulation and implementation code for OpenMAX multimedia heterogeneous systems from UML/MARTE models
Wieferink et al. Retargetable processor system integration into multi-processor system-on-chip platforms
Maaref Architecting and Building High-Speed SoCs
Lattuada et al. Modeling resolution of resources contention in synchronous data flow graphs
Risset SoC (system on Chip)
Bailey et al. Codesign experiences based on a virtual platform
Grüttner Application mapping and communication synthesis for object-oriented platform-based design
SFAR et al. TRANSACTION LEVEL MODELS'STRUCTURING: FROM IDIOMS TO TLM-2.
Villa et al. Systemc code generation from uml for wireless sensor networks design
Klingauf Systematic transaction level communication modeling with SystemC
de la Fuente et al. Flexible, Open and Efficient Embedded Multimedia Systems
Leung An extensible and retargetable code generation framework for actor models
Ramalho Automated Integration of High-Level Simulators for RISC-V SoC Co-Simulation
Sharma PGAS Communication for Heterogeneous Clusters with FPGAs
Weinstock Parallel SystemC simulation for electronic system level design