[go: up one dir, main page]

Maxwell et al., 1998 - Google Patents

Estimation of defect-free IDDQ in submicron circuits using switch level simulation

Maxwell et al., 1998

Document ID
9009743819675465619
Author
Maxwell P
Rearick J
Publication year
Publication venue
Proceedings International Test Conference 1998 (IEEE Cat. No. 98CH36270)

External Links

Snippet

This paper presents a switch-level simulation-based method for estimating quiescent current values. The simulator identifies transistors that are in the proper state to experience leakage mechanisms. This information is combined with data about both the size of these transistors …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G01R31/3004—Current or voltage test
    • G01R31/3008—Quiescent current [IDDQ] test or leakage current test
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26—Testing of individual semiconductor devices
    • G01R31/2607—Circuits therefor
    • G01R31/2621—Circuits therefor for testing field effect transistors, i.e. FET's
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31718—Logistic aspects, e.g. binning, selection, sorting of devices under test, tester/handler interaction networks, Test management software, e.g. software for test statistics or test evaluation, yield analysis
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26—Testing of individual semiconductor devices
    • G01R31/2642—Testing semiconductor operation lifetime or reliability, e.g. by accelerated life tests
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26—Testing of individual semiconductor devices
    • G01R31/27—Testing of devices without physical removal from the circuit of which they form part, e.g. compensating for effects surrounding elements

Similar Documents

Publication Publication Date Title
US6891359B2 (en) Circuitry and methodology to establish correlation between gate dielectric test site reliability and product gate reliability
Maxwell et al. Estimation of defect-free IDDQ in submicron circuits using switch level simulation
US9835680B2 (en) Method, device and computer program product for circuit testing
Thibeault A novel probabilistic approach for IC diagnosis based on differential quiescent current signatures
US7595654B2 (en) Methods and apparatus for inline variability measurement of integrated circuit components
Bhushan et al. CMOS test and evaluation
US7103522B1 (en) Methods for estimating the body voltage of digital partially depleted silicon-on-insulator circuits
Luong et al. Test generation for global delay faults
Chen et al. Gate-oxide early life failure prediction
Singh Understanding vmin failures for improved testing of timing marginalities
Sabade et al. I/sub DDQ/test: will it survive the DSM challenge?
Maxwell et al. A simulation-based method for estimating defect-free I/sub DDQ
Zachariah et al. On modeling cross-talk faults [VLSI circuits]
Islam et al. Statistical analysis and modeling of random telegraph noise based on gate delay measurement
Nourani et al. Detecting signal-overshoots for reliability analysis in high-speed system-on-chips
Xuan IC reliability simulator ARET and its application in design-for-reliability
Kundu et al. Identification of crosstalk switch failures in domino CMOS circuits
Jafarzadeh et al. Minimizing PVT-variability by exploiting the zero temperature coefficient (ZTC) for robust delay fault testing
Jiang et al. Key hot-carrier degradation model calibration and verification issues for accurate AC circuit-level reliability simulation
Ferré et al. IDDQ testing: state of the art and future trends
Rosselló et al. Dynamic critical resistance: A timing-based critical resistance model for statistical delay testing of nanometer ICs
de Gyvez et al. Threshold voltage mismatch (/spl Delta/V/sub T/) fault modeling
Walker Tolerance of delay faults
Hook et al. Estimation of Iddq for early chip and technology design decisions
Sato et al. An evaluation of defect-oriented test: WELL-controlled low voltage test