Lázaro et al., 2021 - Google Patents
Fast and efficient address search in System-on-a-Programmable-Chip using binary treesLázaro et al., 2021
View HTML- Document ID
- 9354757439222707306
- Author
- Lázaro J
- Bidarte U
- Muguira L
- Cuadrado C
- Jiménez J
- Publication year
- Publication venue
- Computers & Electrical Engineering
External Links
Snippet
One processing task in Ethernet nodes is to manage Media Access Control (MAC) addresses: search, insert new, and delete old ones. For this purpose, Content-Addressable Memorys (CAMs) offer low latency and no collisions; however, they consume too many …
- 230000015654 memory 0 abstract description 57
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G06F17/30943—Information retrieval; Database structures therefor; File system structures therefor details of database functions independent of the retrieved data type
- G06F17/30946—Information retrieval; Database structures therefor; File system structures therefor details of database functions independent of the retrieved data type indexing structures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G06F17/30861—Retrieval from the Internet, e.g. browsers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/20—Handling natural language data
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/74—Address processing for routing
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Tokusashi et al. | The case for in-network computing on demand | |
| US10089086B2 (en) | Method and apparatus for compiling regular expressions | |
| Wang et al. | Wire Speed Name Lookup: A {GPU-based} Approach | |
| Teubner et al. | Data processing on FPGAs | |
| Fang et al. | Fast support for unstructured data processing: the unified automata processor | |
| JP5857072B2 (en) | Expansion of quantifiers to control the order of entry and / or exit of automata | |
| CN107256156B (en) | Method and system for detection in state machines | |
| US20160267142A1 (en) | Detecting at least one predetermined pattern in stream of symbols | |
| Mu et al. | IP routing processing with graphic processors | |
| JP2014506693A5 (en) | ||
| Dann et al. | Non-relational databases on FPGAs: Survey, design decisions, challenges | |
| Dai et al. | A 1 cycle-per-byte XML parsing accelerator | |
| Wang et al. | GPU-accelerated name lookup with component encoding | |
| Lázaro et al. | Fast and efficient address search in System-on-a-Programmable-Chip using binary trees | |
| Najam-ul-Islam et al. | Auto implementation of parallel hardware architecture for Aho-Corasick algorithm | |
| Kritikos et al. | Redsharc: A Programming Model and On‐Chip Network for Multi‐Core Systems on a Programmable Chip | |
| Lant et al. | Enabling shared memory communication in networks of MPSoCs | |
| Werner et al. | Accelerated join evaluation in Semantic Web databases by using FPGAs | |
| Que et al. | Exploring network optimizations for large-scale graph analytics | |
| Chu et al. | IP address lookup by using GPU | |
| Gavrilovska et al. | The execution of event-action rules on programmable network processors | |
| Ahmed et al. | Hardware accelerators targeting a novel group based packet classification algorithm | |
| Öztekin et al. | Using FPGA-based content-addressable memory for mnemonics instruction searching in assembler design | |
| Istvan | Building Distributed Storage with Specialized Hardware | |
| Shatnawi et al. | A New Multi-threaded and Interleaving Approach to Enhance String Matching for Intrusion Detection Systems |