Staszewski, 1997 - Google Patents
Shi et al.Staszewski, 1997
View PDF- Document ID
- 957640693061692102
- Author
- Staszewski M
- Publication year
External Links
Snippet
(57) ABSTRACT A novel and useful apparatus for and method of software based phase locked loop (PLL). The software based PLL incorporates a reconfigurable calculation unit (RCU) that is optimized and programmed to sequentially perform all the atomic operations of …
- 238000004364 calculation method 0 abstract description 22
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10911056B2 (en) | IC transmitter digital phase domain calculator with atomic computation units | |
| US7809927B2 (en) | Computation parallelization in software reconfigurable all digital phase lock loop | |
| US7936221B2 (en) | Computation spreading for spur reduction in a digital phase lock loop | |
| US8134411B2 (en) | Computation spreading utilizing dithering for spur reduction in a digital phase lock loop | |
| US8204107B2 (en) | Bandwidth reduction mechanism for polar modulation | |
| US7936229B2 (en) | Local oscillator incorporating phase command exception handling utilizing a quadrature switch | |
| US7756487B2 (en) | Local oscillator with non-harmonic ratio between oscillator and RF frequencies using pulse generation and selection | |
| US7809338B2 (en) | Local oscillator with non-harmonic ratio between oscillator and RF frequencies using wideband modulation spectral replicas | |
| US8121214B2 (en) | Local oscillator with non-harmonic ratio between oscillator and RF frequencies using XOR operation | |
| US7805122B2 (en) | Local oscillator with non-harmonic ratio between oscillator and RF frequencies using digital mixing and weighting functions | |
| US7778610B2 (en) | Local oscillator with non-harmonic ratio between oscillator and RF frequencies using XOR operation with jitter estimation and correction | |
| US7482883B2 (en) | Gain normalization of a digitally controlled oscillator in an all digital phase locked loop based transmitter | |
| US7570182B2 (en) | Adaptive spectral noise shaping to improve time to digital converter quantization resolution using dithering | |
| US20100135368A1 (en) | Upsampling/interpolation and time alignment mechanism utilizing injection of high frequency noise | |
| CN103348644A (en) | Two point modulation digital phase locked loop | |
| US9712176B1 (en) | Apparatus for low power signal generator and associated methods | |
| Staszewski | Shi et al. | |
| US10944617B2 (en) | Apparatus for radio-frequency receiver with in-phase/quadrature calibration and associated methods | |
| CN102325108B (en) | System, method and electronic device for direct FM/PM Modulation | |
| ART et al. | FILE 26 | |
| OUT et al. | J Xta1~ 38 | |
| Staszewski | c12) United States Patent | |
| Staszewski et al. | Digital RF processor techniques for single-chip radios | |
| Michael et al. | Design strategy for clocking and runtime parametrization in the channelization accelerator of multistandard radios |