[go: up one dir, main page]

Parane et al., 2019 - Google Patents

YaNoC: Yet another network-on-chip simulation acceleration engine supporting congestion-aware adaptive routing using FPGAs

Parane et al., 2019

Document ID
991101127207695293
Author
Parane K
Prabhu Prasad B
Talawar B
Publication year
Publication venue
Journal of Circuits, Systems and Computers

External Links

Snippet

Many-core systems employ the Network on Chip (NoC) as the underlying communication architecture. To achieve an optimized design for an application under consideration, there is a need for fast and flexible NoC simulator. This paper presents an FPGA-based NoC …
Continue reading at www.worldscientific.com (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356—Indirect interconnection networks
    • G06F15/17368—Indirect interconnection networks non hierarchical topologies
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5061—Partitioning or combining of resources
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units

Similar Documents

Publication Publication Date Title
Wang et al. DART: A programmable architecture for NoC simulation on FPGAs
Kamali et al. AdapNoC: A fast and flexible FPGA-based NoC simulator
Kamali et al. DuCNoC: A high-throughput FPGA-based NoC simulator using dual-clock lightweight router micro-architecture
Prasad et al. YaNoC: Yet another network-on-chip simulation acceleration engine using FPGAs
Parane et al. YaNoC: Yet another network-on-chip simulation acceleration engine supporting congestion-aware adaptive routing using FPGAs
Prasad et al. FPGA friendly NoC simulation acceleration framework employing the hard blocks
Parane et al. FPGA based NoC simulation acceleration framework supporting adaptive routing
Prabhu Prasad et al. An efficient FPGA-based network-on-chip simulation framework utilizing the hard blocks
Gharan et al. Flexible simulation and modeling for 2D topology NoC system design
Yoon et al. System-level design of networks-on-chip for heterogeneous systems-on-chip
Bhattacharya et al. Analytical modeling of the SMART NoC
Tan et al. Generation of emulation platforms for NoC exploration on FPGA
Hassan et al. NoC-DPR: A new simulation tool exploiting the dynamic partial reconfiguration (DPR) on network-on-chip (NoC) based FPGA
Moadeli et al. An analytical performance model for the Spidergon NoC with virtual channels
Sangeetha et al. Trace-driven simulation and design space exploration of network-on-chip topologies on FPGA
Attia et al. A modular router architecture desgin for Network on Chip
Liu et al. A NoC emulation/verification framework
Salaheldin et al. Design exploration for network on chip based FPGAs: 2D and 3D tiles to router interface
Zhou Performance evaluation of network-on-chip interconnect architectures
Khan et al. A modeling tool for simulating and design of on-chip network systems
Wang et al. System-level buffer allocation for application specific network-on-chip with wormhole routing
Wang et al. DART: Fast and flexible noc simulation using FPGAs
Oveis-Gharan et al. Flexible Reconfigurable On-chip Networks for Multi-core SoCs
e Fizardo et al. State of art of network on chip
Mushtaq et al. PNOC: Implementation on Verilog for FPGA