[go: up one dir, main page]

Park et al., 2018 - Google Patents

Measurement and analysis of statistical IC operation errors in a memory module due to system-level ESD noise

Park et al., 2018

View PDF
Document ID
1026128102722684634
Author
Park M
Park J
Choi J
Kim J
Jeong S
Seung M
Lee S
Kim J
Publication year
Publication venue
IEEE Transactions on Electromagnetic Compatibility

External Links

Snippet

Voltage noise and operation errors in an integrated circuit (IC) due to electrostatic discharge (ESD) events were measured, validated, and analyzed in this paper. A simplified structure of a laptop personal computer and an IC with a D-type flip-flop were designed and …
Continue reading at www.oldfriend.url.tw (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/001—Measuring interference from external sources to, or emission from, the device under test, e.g. EMC, EMI, EMP or ESD testing
    • G01R31/002—Measuring interference from external sources to, or emission from, the device under test, e.g. EMC, EMI, EMP or ESD testing where the device under test is an electronic circuit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression

Similar Documents

Publication Publication Date Title
Park et al. Measurement and analysis of statistical IC operation errors in a memory module due to system-level ESD noise
Hosseinbeig et al. Methodology for analyzing ESD-induced soft failure using full-wave simulation and measurement
Kim et al. Analytical probability density calculation for step pulse response of a single-ended buffer with arbitrary power-supply voltage fluctuations
Levant et al. EMC assessment at chip and PCB level: Use of the ICEM model for jitter analysis in an integrated PLL
Ren et al. Prediction of power supply noise from switching activity in an FPGA
Jeong et al. Measurement and analysis of system-level ESD-induced jitter in a delay-locked loop
Park et al. Measurement and modeling of system-level ESD noise voltages in real mobile products
Ker et al. On-chip transient detection circuit for system-level ESD protection in CMOS integrated circuits to meet electromagnetic compatibility regulation
Park et al. Fast and accurate calculation of system-level ESD noise coupling to a signal trace by PEEC model decomposition
Ding et al. Efficient method for modeling of SSN using time-domain impedance function and noise suppression analysis
Park et al. Fast calculation of system-level ESD noise coupling to a microstrip line using PEEC method
Caignet et al. Dynamic system level ESD current measurement using magnetic field probe
Mertens Understanding, modeling, and mitigating system-level ESD in integrated circuits
Xiao et al. Research on simulation of conductive immunity of IO control module of digital control circuit based on ARM
Wang et al. Electromagnetic interference and digital circuits: An initial study of clock networks
Cazzaniga et al. Evaluating the impact of substrate noise on conducted EMI in automotive microcontrollers
Li et al. Measurement methodology for field-coupled soft errors induced by electrostatic discharge
Li et al. Development and validation of a microcontroller model for EMC
Kim et al. Modeling and measurement of ground bounce induced by high-speed output buffer with on-chip low-dropout (LDO) regulator
Nguyen et al. Immunity Characterization of FPGA I/Os for Fault-Tolerant Circuit Designs against EMI
Ichikawa et al. Experimental verification of power supply noise modeling for EMI analysis through on-board and on-chip noise measurements
Park Measurement and Analysis of Electromagnetic Field, Noise and IC Logic Error due to system-level ESD
Liu et al. Phase Noise Analysis of Clock Generator by Using Phase Noise Sensitivity
Jeong et al. Measurement and analysis of system-level ESD-induced soft failures of a sense amplifier flip-flop with pseudo differential inputs
Kim et al. Immunity test for semiconductor integrated circuits considering power transfer efficiency of the bulk current injection method