[go: up one dir, main page]

Fayomi et al., 2004 - Google Patents

Design and characterization of low-voltage analog switch without the need for clock boosting

Fayomi et al., 2004

View PDF
Document ID
1021247448984370936
Author
Fayomi C
Roberts G
Publication year
Publication venue
The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS'04.

External Links

Snippet

This paper deals with design and characterization techniques of a low-voltage CMOS analog switch to be used in sample-data circuits. Hspice simulation-based simple design procedure and a characterization method are presented. The switch on-resistance, the error …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C27/00—Electric analogue stores, e.g. for storing instantaneous values
    • G11C27/02—Sample-and-hold arrangements
    • G11C27/024—Sample-and-hold arrangements using a capacitive memory element
    • G11C27/026—Sample-and-hold arrangements using a capacitive memory element associated with an amplifier

Similar Documents

Publication Publication Date Title
Lim et al. A high-speed sample-and-hold technique using a Miller hold capacitance
Razavi Design of analog CMOS integrated circuits
Fayomi et al. Low-voltage CMOS analog bootstrapped switch for sample-and-hold circuit: design and chip characterization
Iizuka et al. Comprehensive analysis of distortion in the passive FET sample-and-hold circuit
US6897701B2 (en) Method and structure for improving the linearity of MOS switches
Fayomi et al. Design and characterization of low-voltage analog switch without the need for clock boosting
Achigui et al. Low-voltage, high-speed CMOS analog latched voltage comparator using the “flipped voltage follower” as input stage
Sawigun et al. Analysis and design of a low-voltage, low-power, high-precision, class-AB current-mode subthreshold CMOS sample and hold circuit
Sotoudeh et al. A new dual-network bootstrapped switch for high-speed high-resolution applications
Naghavi et al. A simple and efficient charge injection error compensation structure for MOS sampling switches
Marble et al. Analysis of the dynamic behavior of a charge-transfer amplifier
Barra et al. Contribution to the analysis and modeling of the non-ideal effects of pipelined ADCs using MATLAB
Helfenstein et al. Clockfeedthrough compensation technique for switched-current circuits
Daliri et al. Distortion analysis of bootstrap switch using volterra series
Garg et al. Dtmos transistor with self-cascode subcircuit for achieving high bandwidth in analog applications
Centurelli et al. A model for the distortion due to switch on-resistance in sample-and-hold circuits
Fayomi et al. Low-voltage analog switch in deep submicron CMOS: Design technique and experimental measurements
Ívarsson Comparator Kickback Reduction Techniques for High-Speed ADCs
Fayomi et al. “The flipped voltage follower”-based low voltage fully differential CMOS sample-and-hold circuit
Sawigun et al. A 24nW, 0.65-V, 74-dB SNDR, 83-dB DR, class-AB current-mode sample and hold circuit
Dong et al. A high linear CMOS body effect compensation bootstrapped switch
Voelker et al. Prospect of the future of switched-current circuits with regard to future CMOS technologies
Niranjan et al. Low voltage four‐quadrant analog multiplier using dynamic threshold MOS transistors
Forsgren Sampling Ocsilloscope On-Chip
Kogure et al. Analysis of CMOS ADC nonlinear input capacitance